summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/mips
Commit message (Expand)AuthorAgeFilesLines
* -osd: Clean up inline maths utilities. Vas Crabb2021-01-182-4/+4
* fix several genuine issues found by coverity Patrick Mackinlay2021-01-061-2/+2
* unicode.h: Updates AJR2020-12-151-0/+1
* Fix most implicit fallthrough warnings from clang Vas Crabb2020-11-171-2/+2
* Enable GCC implicit fallthrough warning. Vas Crabb2020-11-153-3/+7
* -Switch to building MAME as C++17. Vas Crabb2020-11-152-8/+12
* various devices and drivers: removed superfluous semicolons (nw) Ivan Vangelista2020-06-291-1/+1
* mips3: Removed depricated DRC flag and add a flag to disable intrablock branc... Ted Green2020-06-282-3/+7
* n64: modify burn_cycles method (nw) hap2020-06-222-7/+0
* finally retired the READ8/16/32/64 and WRITE8/16/32/64 macros (nw) Ivan Vangelista2020-06-184-8/+8
* finished removing read* and write* macros from the mame part of the tree. the... Ivan Vangelista2020-06-164-10/+10
* devices/cpu/r4000.cpp: initialized one variable to fix problem in devnoclear ... Ivan Vangelista2020-06-041-0/+2
* emumem: A little more speedup. cache and specific change syntax, and are not... Olivier Galibert2020-05-252-12/+17
* appease vs2019_clang with llvm 10.0 smf-2020-04-251-2/+2
* New working machines mooglyguy2020-03-052-33/+542
* -r4000: Added basic R5000 support. [Ryan Holtz] MooglyGuy2020-03-042-6/+231
* sweeten most of the remaining arrays of delegates (nw) Vas Crabb2020-02-072-4/+3
* r4000: cosmetic change (nw) Patrick Mackinlay2020-02-062-1/+3
* mips1: alignment checking/exceptions (nw) Patrick Mackinlay2020-01-242-52/+87
* r4000: identify soft reset (nw) Patrick Mackinlay2020-01-232-1/+7
* r4000: fix bad virtual address for [ls][dw][lr] exceptions Patrick Mackinlay2020-01-072-37/+46
* mips1: remove unintended leftover(?) (nw) hap2019-12-181-1/+0
* mips1: cop0 initialization for r3041 (nw) Patrick Mackinlay2019-12-182-2/+18
* mips1: revert unnecessary/unwanted initialization (nw) Patrick Mackinlay2019-12-182-19/+16
* cpu/mips/mips1: initialize some stuff (nw) Osso132019-12-142-15/+20
* Make many device_execute_interface functions noexcept, including the "informa... AJR2019-11-094-12/+12
* mips3drc: log a message if a "fast" register is set via the debugger. If the... Vas Crabb2019-09-272-64/+75
* -r4000: Report the correct sub-revision for the R4600, and allow specific R4x... mooglyguy2019-09-082-6/+6
* mips1: undocumented behaviour (nw) Patrick Mackinlay2019-08-291-1/+12
* r4000: revert unwanted change (nw) Patrick Mackinlay2019-08-151-2/+1
* debuggdbstub: uncomment parameters (nw) Patrick Mackinlay2019-08-151-1/+2
* r4000: interrupt/exception changes (nw) Patrick Mackinlay2019-08-151-17/+6
* mips1: rework interrupts (nw) Patrick Mackinlay2019-08-092-53/+41
* mips1: clear softfloat exceptions (nw) Patrick Mackinlay2019-08-061-0/+2
* mips1dsm: address is only 26 bits (nw) Patrick Mackinlay2019-08-051-2/+2
* r4000: mask cp0 registers (nw) Patrick Mackinlay2019-08-011-12/+47
* mips1: diagnostic fixes (nw) Patrick Mackinlay2019-07-252-25/+53
* mips1: add bus error line (nw) Patrick Mackinlay2019-07-182-5/+23
* -r4000: Added bus error functionality. [Ryan Holtz] mooglyguy2019-05-252-6/+43
* r4000: fix brain damage (nw) Patrick Mackinlay2019-05-231-1/+1
* r4000: sgi ide fixes (nw) Patrick Mackinlay2019-05-232-55/+277
* r4000: housekeeping (nw) Patrick Mackinlay2019-05-132-23/+21
* -ioc2: Fixed mappable interrupt checks. Fixes IRIX 6.5 installer hanging on k... mooglyguy2019-05-122-45/+9
* r4000: minor tweaks (nw) Patrick Mackinlay2019-05-072-40/+17
* MISP3 DRC: Fix tlbmiss in delay slot (#4979) tedgreen992019-05-051-5/+10
* (nw) MIPS3: Use sequence generator for random tlb indices so that DRC and non... Ted Green2019-05-053-9/+26
* mips: preserve upper 32 bits for single-precision fp operations (nw) Patrick Mackinlay2019-04-254-13/+47
* srcclean, fix up apple2_flop_clcracked.xml (nw) Vas Crabb2019-04-212-6/+6
* (nw) MIPS3: Don't adjust EPC to pc-4 when not backing up Ted Green2019-04-111-7/+2
* MIPS3 DRC: Always set BadVaddr on TLB miss. The TLB handler needs this to fi... Ted Green2019-04-101-2/+1