| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
|
| |
* Moved geo_parse() and frame number update to start of vertical blanking (fixes high score scrolling in segawski, 2D palette in dynamcopc, and 3D graphics in bel not displaying after first booting up).
* Use exponent to adjust the Z-value scale for Z-sorting.
* Merged model2_3d_process_quad() and model2_3d_process_triangle() into a single template function, since most of the code was identical.
* Original Model 2 does have FIFO control; it uses the same 315-5673 buffer controller as Model 2A and 2C.
* Replaced scanline timer with vertical blanking callback.
-cpu/i960: Clear burst stall on reset (fixes Sega Model 2 games hanging on soft reset).
|
| | |
|
| |
|
| |
Pending interrupts are only checked after returning from an interrupt, while executing modpc if it causes the current priority to be lowered, and after receiving a test pending interrupts IAC message
|
| | |
|
| |
|
|
|
|
| |
state. (#14186)
* namco/namcofl.cpp: Implemented interrupt acknowledge, and drop interrupts on reset.
* sega/model2.cpp: Drop interrupts on reset.
|
| | |
|
| |
|
|
|
|
| |
they may differ are unsupported; distinguish KA and KB device types
This effectively reverts commit e3997fb6b2caefaeba23cc6f3d3b67013ece87fb and reinstates 5954767b0b4da0c43f7194c7def4c162fbc8ef78.
|
| |
|
| |
Prevents crash due to stack overflow during ranking screen in Virtual-On
|
| |
|
|
|
| |
- Enable decoding of a few more reg-type instructions
- Add 0x prefix to unary branch destinations
|
| | |
|
| |
|
|
|
|
| |
This reverts commit 5954767b0b4da0c43f7194c7def4c162fbc8ef78.
This was merged way too hastily based on incomplete information.
|
| | |
|
| | |
|
| |
|
|
| |
* cpu/v60: Simplify operation of DIVX, DIVUX, MOVD, RVBIT, RVBYTE
|
| |
|
|
| |
(#12822)
|
| | |
|
| |
|
| |
0xad should be disassembled as dcinva, not 0xac.
|
| |
|
|
|
| |
- Ensure logically correct results for shift counts >= 32
- Preserve sign for shli
|
| |
|
|
|
|
|
|
|
|
|
| |
- Make CPUs pass interrupt return PC as a second argument to standard_irq_callback
- Add interrupt return PC to "Stopped at interrupt" message produced by debugger 'gint' command
- Add messages to trace logs whenever interrupts are accepted
- Attempt to step over interrupt routines for applicable debugger commands
- Eliminate standard_irq_callback_member wrapper method
- Update many CPU cores to invoke standard_irq_callback at the start of or during interrupt processing, rather than at the end or when the input line changes
- Remove IRQ callbacks for some input lines that never cause interrupts
- mb88xx, mcs48: Add IRQ callbacks for internal interrupts
|
| | |
|
| |
|
|
|
| |
* cpu/ccpu: Simplify code for right-shifting 12-bit values arithmetically
* konami/3dom2_te.cpp: Fix probable copy-and-paste error
|
| | |
|
| | |
|
| |
|
|
|
|
|
|
| |
- Add 'gbt' and 'gbf' debugger commands to step until a true or false conditional branch has been detected.
- Update over 100 of the disassemblers in MAME to output a new STEP_COND flag for all conditional branches. Besides being used for execution of the new 'gbt' and 'gbf' commands, this flag also now helps the debugger 'out' command to properly handle conditional return instructions.
- Remove STEP_OVER from many instructions that aren't actually subroutine calls (e.g. DJNZ on Z80). A 'gni' debugger command (go next instruction) has been added to accommodate some of the misuse.
- Add instruction flag support to several more disassemblers that lacked them entirely (e.g. st62xx)
- Don't pass over delay slots for debugging in ASAP core
|
| | |
|
| | |
|
| | |
|
| |
|
|
|
|
| |
them, which can them be picked up on access with the
{read,write}_*_flags variants of the accessors. Example use with the
i960 and its burstable rom/ram.
|
| |
|
|
| |
-misc. formatting consistency
|
| | |
|
| | |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
not pointers anymore [O. Galibert]
The last(?) two changes are:
- Add a template parameter to everything (theoretically the address
space width, in practice a level derived from it to keep as much
compatibility between widths as possible) so that the shift size
becomes a constant.
- Change the syntax of declaring and initializing the caches and
specifics so that they're embedded in the owner device. Solves
lifetime issues and also removes one indirection (looking up the base
dispatch pointer through the cache/specific pointer).
|
| | |
|
| | |
|
| |
|
| |
i960dasm: add missing opcodes [SailorSat]
|
| | |
|
| | |
|
| | |
|
| |
|
|
| |
suggested (nw)
|
| | |
|
| |
|
|
|
|
|
|
| |
"information" overrides. This also covers several time-related functions in attotime, running_machine and emu_timer. (nw)
m6805: Calculate min_cycles and max_cycles once at device_start time (Nw)
attotime: Add as_khz and as_mhz (nw)
|
| | |
|
| |
|
|
|
|
| |
- PULSE_LINE is no longer a value. Existing uses have been changed to pulse_input_line with attotime::zero as the second argument.
- Formerly only INPUT_LINE_NMI and INPUT_LINE_RESET were allowed with PULSE_LINE. INPUT_LINE_NMI no longer receives special handling; instead, CPU devices must specify which of their input lines are edge-triggered and thus may be used with zero-width pulses by overriding the execute_input_edge_triggered predicate. INPUT_LINE_RESET is still special-cased, however.
- execute_default_irq_vector now allows a different default vector to be specified for each input line. This added flexibility may or may not prove useful.
|
| |
|
|
| |
template on more information (data width, endianness) to make it possible to turn it into an handler cache eventually, and not just a memory block cache. Make it capable of large and unaligned accesses. [O. Galibert]
|
| | |
|
| |
|
|
|
|
| |
* Move around the debugger hooks to get a small but measurable performance increase
* Remove emucore from external tools
* Improve performance of DSP16 interpreter a little by generating six variants of execution loop
|
| | |
|
| |
|
|
| |
i960.cpp: support burst stall on writes [Angelo Salese]
|
| |
|
|
| |
mb86235.cpp: renamed pcs_ptr into pcp, and added a file for future interpreter core (nw)
|
| | |
|