1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/****************************************************************************
TI-99 Standard Floppy Disk Controller Card
See ti_fdc.c for documentation
Michael Zapf
September 2010
January 2012: rewritten as class (MZ)
****************************************************************************/
#ifndef __TIFDC__
#define __TIFDC__
#include "ti99defs.h"
#include "imagedev/flopdrv.h"
extern const device_type TI99_FDC;
class ti_fdc_device : public ti_expansion_card_device
{
public:
ti_fdc_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
DECLARE_READ8Z_MEMBER(readz);
DECLARE_WRITE8_MEMBER(write);
DECLARE_WRITE_LINE_MEMBER( intrq_w );
DECLARE_WRITE_LINE_MEMBER( drq_w );
void crureadz(offs_t offset, UINT8 *value);
void cruwrite(offs_t offset, UINT8 value);
protected:
virtual void device_start(void);
virtual void device_reset(void);
virtual const rom_entry *device_rom_region() const;
virtual machine_config_constructor device_mconfig_additions() const;
virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr);
private:
void handle_hold(void);
void set_all_geometries(floppy_type_t type);
void set_geometry(device_t *drive, floppy_type_t type);
// Holds the status of the DRQ and IRQ lines.
bool m_DRQ, m_IRQ;
// When TRUE, keeps DVENA high.
bool m_strobe_motor;
// Signal DVENA. When TRUE, makes some drive turning.
line_state m_DVENA;
// When TRUE the CPU is halted while DRQ/IRQ are true.
bool m_hold;
// Indicates which drive has been selected. Values are 0, 1, 2, and 4.
// 000 = no drive
// 001 = drive 1
// 010 = drive 2
// 100 = drive 3
int m_DSEL;
// Signal SIDSEL. 0 or 1, indicates the selected head.
int m_SIDSEL;
// count 4.23s from rising edge of motor_on
emu_timer* m_motor_on_timer;
// Link to the FDC1771 controller on the board.
device_t* m_controller;
// DSR ROM
UINT8* m_dsrrom;
};
#endif
|