1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
// license:BSD-3-Clause
// copyright-holders:Curt Coder
/**********************************************************************
Acorn FileStore E01/E01S network hard disk emulation
Copyright MESS Team.
Visit http://mamedev.org for licensing and usage restrictions.
**********************************************************************/
#pragma once
#ifndef __E01__
#define __E01__
#include "emu.h"
#include "cpu/m6502/m65c02.h"
#include "machine/6522via.h"
#include "machine/ctronics.h"
#include "machine/econet.h"
#include "machine/mc146818.h"
#include "machine/mc6854.h"
#include "machine/ram.h"
#include "machine/scsicb.h"
#include "machine/wd_fdc.h"
class e01_device : public device_t,
public device_econet_interface
{
public:
// construction/destruction
e01_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);
e01_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
enum
{
TYPE_E01 = 0,
TYPE_E01S
};
DECLARE_READ8_MEMBER( read );
DECLARE_WRITE8_MEMBER( write );
DECLARE_READ8_MEMBER( ram_select_r );
DECLARE_WRITE8_MEMBER( floppy_w );
DECLARE_READ8_MEMBER( network_irq_disable_r );
DECLARE_WRITE8_MEMBER( network_irq_disable_w );
DECLARE_READ8_MEMBER( network_irq_enable_r );
DECLARE_WRITE8_MEMBER( network_irq_enable_w );
DECLARE_READ8_MEMBER( hdc_data_r );
DECLARE_WRITE8_MEMBER( hdc_data_w );
DECLARE_READ8_MEMBER( hdc_status_r );
DECLARE_WRITE8_MEMBER( hdc_select_w );
DECLARE_WRITE8_MEMBER( hdc_irq_enable_w );
DECLARE_READ8_MEMBER( rtc_address_r );
DECLARE_WRITE8_MEMBER( rtc_address_w );
DECLARE_READ8_MEMBER( rtc_data_r );
DECLARE_WRITE8_MEMBER( rtc_data_w );
DECLARE_WRITE_LINE_MEMBER( rtc_irq_w );
DECLARE_WRITE_LINE_MEMBER( adlc_irq_w );
DECLARE_READ_LINE_MEMBER( econet_data_r );
DECLARE_WRITE_LINE_MEMBER( econet_data_w );
DECLARE_WRITE_LINE_MEMBER( via_irq_w );
DECLARE_WRITE_LINE_MEMBER( clk_en_w );
DECLARE_WRITE_LINE_MEMBER( fdc_irq_w );
DECLARE_WRITE_LINE_MEMBER( fdc_drq_w );
DECLARE_WRITE_LINE_MEMBER( scsi_bsy_w );
DECLARE_WRITE_LINE_MEMBER( scsi_req_w );
void fdc_irq_w(bool state);
void fdc_drq_w(bool state);
protected:
// device-level overrides
virtual void device_start();
virtual void device_reset();
virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr);
// optional information overrides
virtual const rom_entry *device_rom_region() const;
virtual machine_config_constructor device_mconfig_additions() const;
virtual ioport_constructor device_input_ports() const;
// device_econet_interface overrides
virtual void econet_clk(int state);
required_device<m65c02_device> m_maincpu;
required_device<wd2793_t> m_fdc;
required_device<mc6854_device> m_adlc;
required_device<mc146818_device> m_rtc;
required_device<ram_device> m_ram;
required_device<scsicb_device> m_scsibus;
required_device<floppy_connector> m_floppy0;
required_device<floppy_connector> m_floppy1;
required_memory_region m_rom;
inline void update_interrupts();
inline void network_irq_enable(int enabled);
inline void hdc_irq_enable(int enabled);
// interrupt state
int m_adlc_ie;
int m_hdc_ie;
int m_rtc_irq;
int m_via_irq;
int m_hdc_irq;
int m_fdc_irq;
bool m_fdc_drq;
int m_adlc_irq;
int m_clk_en;
bool m_ram_en;
int m_variant;
// timers
emu_timer *m_clk_timer;
};
// ======================> e01s_device
class e01s_device : public e01_device
{
public:
// construction/destruction
e01s_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};
// device type definition
extern const device_type E01;
extern const device_type E01S;
#endif
|