blob: 990db865e726e8de33caf60d28bbf7ea69c05782 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
/*****************************************************************************
*
* includes/aim65.h
*
* Rockwell AIM-65
*
****************************************************************************/
#ifndef AIM65_H_
#define AIM65_H_
#include "emu.h"
#include "cpu/m6502/m6502.h"
#include "video/dl1416.h"
#include "machine/6522via.h"
#include "machine/6532riot.h"
#include "machine/6821pia.h"
#include "machine/ram.h"
#include "imagedev/cartslot.h"
#include "imagedev/cassette.h"
#include "sound/wave.h"
/** R6502 Clock.
*
* The R6502 on AIM65 operates at 1 MHz. The frequency reference is a 4 MHz
* crystal controlled oscillator. Dual D-type flip-flop Z10 divides the 4 MHz
* signal by four to drive the R6502 phase 0 (O0) input with a 1 MHz clock.
*/
#define AIM65_CLOCK XTAL_4MHz/4
class aim65_state : public driver_device
{
public:
aim65_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag),
m_maincpu(*this, "maincpu"),
m_cassette1(*this, "cassette"),
m_cassette2(*this, "cassette2"),
m_ram(*this, RAM_TAG)
{ }
DECLARE_WRITE8_MEMBER(aim65_pia_a_w);
DECLARE_WRITE8_MEMBER(aim65_pia_b_w);
DECLARE_READ8_MEMBER(aim65_riot_b_r);
DECLARE_WRITE8_MEMBER(aim65_riot_a_w);
DECLARE_WRITE8_MEMBER(aim65_pa_w);
DECLARE_WRITE8_MEMBER(aim65_pb_w);
DECLARE_WRITE8_MEMBER(aim65_printer_on);
DECLARE_READ8_MEMBER(aim65_pb_r);
UINT8 m_pia_a;
UINT8 m_pia_b;
UINT8 m_riot_port_a;
UINT8 m_pb_save;
required_device<cpu_device> m_maincpu;
required_device<cassette_image_device> m_cassette1;
required_device<cassette_image_device> m_cassette2;
required_device<ram_device> m_ram;
virtual void machine_start();
TIMER_CALLBACK_MEMBER(aim65_printer_timer);
void aim65_pia();
DECLARE_WRITE16_MEMBER(aim65_update_ds1);
DECLARE_WRITE16_MEMBER(aim65_update_ds2);
DECLARE_WRITE16_MEMBER(aim65_update_ds3);
DECLARE_WRITE16_MEMBER(aim65_update_ds4);
DECLARE_WRITE16_MEMBER(aim65_update_ds5);
DECLARE_DEVICE_IMAGE_LOAD_MEMBER(aim65_cart);
};
#endif /* AIM65_H_ */
|