blob: f96eb355251d5acd383813d63d543b2864708107 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
// license:GPL-2.0+
// copyright-holders:Couriersud
/*
* nld_7404.h
*
* DM7404: Hex Inverting Gates
*
* +--------------+
* A1 |1 ++ 14| VCC
* Y1 |2 13| A6
* A2 |3 12| Y6
* Y2 |4 7404 11| A5
* A3 |5 10| Y5
* Y3 |6 9| A4
* GND |7 8| Y4
* +--------------+
* _
* Y = A
* +---++---+
* | A || Y |
* +===++===+
* | 0 || 1 |
* | 1 || 0 |
* +---++---+
*
* Naming conventions follow National Semiconductor datasheet
*
*/
#ifndef NLD_7404_H_
#define NLD_7404_H_
#include "nld_signal.h"
NETLIB_DEVICE(7404,
public:
netlist_ttl_input_t m_I;
netlist_ttl_output_t m_Q;
);
#define TTL_7404_INVERT(_name, _A) \
NET_REGISTER_DEV(7404, _name) \
NET_CONNECT(_name, A, _A)
#define TTL_7404_DIP(_name) \
NET_REGISTER_DEV(7402_dip, _name)
NETLIB_DEVICE(7404_dip,
NETLIB_NAME(7404) m_1;
NETLIB_NAME(7404) m_2;
NETLIB_NAME(7404) m_3;
NETLIB_NAME(7404) m_4;
NETLIB_NAME(7404) m_5;
NETLIB_NAME(7404) m_6;
);
#endif /* NLD_7404_H_ */
|