blob: 63a91d25ce8fb0802283594e800ede2e93236525 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
// license:GPL-2.0+
// copyright-holders:Couriersud
/*
* nld_7402.h
*
* DM7402: Quad 2-Input NOR Gates
*
* +--------------+
* Y1 |1 ++ 14| VCC
* A1 |2 13| Y4
* B1 |3 12| B4
* Y2 |4 7400 11| A4
* A2 |5 10| Y3
* B2 |6 9| B3
* GND |7 8| A3
* +--------------+
* ___
* Y = A+B
* +---+---++---+
* | A | B || Y |
* +===+===++===+
* | 0 | 0 || 1 |
* | 0 | 1 || 0 |
* | 1 | 0 || 0 |
* | 1 | 1 || 0 |
* +---+---++---+
*
* Naming conventions follow National Semiconductor datasheet
*
*/
#ifndef NLD_7402_H_
#define NLD_7402_H_
#include "nld_signal.h"
#define TTL_7402_NOR(_name, _I1, _I2) \
NET_REGISTER_DEV(7402, _name) \
NET_CONNECT(_name, A, _I1) \
NET_CONNECT(_name, B, _I2)
NETLIB_SIGNAL(7402, 2, 1, 0);
#endif /* NLD_7402_H_ */
|