1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
// Intel i82875p northbridge
#ifndef I82875P_H
#define I82875P_H
#include "pci.h"
#define MCFG_I82875P_HOST_ADD(_tag, _subdevice_id, _cpu_tag, _ram_size) \
MCFG_PCI_HOST_ADD(_tag, I82875P_HOST, 0x80862578, 0x02, _subdevice_id) \
downcast<i82875p_host_device *>(device)->set_cpu_tag(_cpu_tag); \
downcast<i82875p_host_device *>(device)->set_ram_size(_ram_size);
#define MCFG_I82875P_AGP_ADD(_tag) \
MCFG_AGP_BRIDGE_ADD(_tag, I82875P_AGP, 0x80862579, 0x02)
class i82875p_host_device : public pci_host_device {
public:
i82875p_host_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
void set_cpu_tag(const char *tag);
void set_ram_size(int ram_size);
virtual void reset_all_mappings();
virtual void map_extra(UINT64 memory_window_start, UINT64 memory_window_end, UINT64 memory_offset, address_space *memory_space,
UINT64 io_window_start, UINT64 io_window_end, UINT64 io_offset, address_space *io_space);
virtual DECLARE_ADDRESS_MAP(config_map, 32);
virtual DECLARE_READ8_MEMBER(capptr_r);
DECLARE_READ8_MEMBER( agpm_r);
DECLARE_WRITE8_MEMBER( agpm_w);
DECLARE_READ8_MEMBER( gc_r);
DECLARE_READ8_MEMBER( csabcont_r);
DECLARE_READ32_MEMBER( eap_r);
DECLARE_READ8_MEMBER( derrsyn_r);
DECLARE_READ8_MEMBER( des_r);
DECLARE_READ8_MEMBER( fpllcont_r);
DECLARE_WRITE8_MEMBER( fpllcont_w);
DECLARE_READ8_MEMBER( pam_r);
DECLARE_WRITE8_MEMBER( pam_w);
DECLARE_READ8_MEMBER( smram_r);
DECLARE_WRITE8_MEMBER( smram_w);
DECLARE_READ8_MEMBER( esmramc_r);
DECLARE_WRITE8_MEMBER( esmramc_w);
DECLARE_READ32_MEMBER( acapid_r);
DECLARE_READ32_MEMBER( agpstat_r);
DECLARE_READ32_MEMBER( agpcmd_r);
DECLARE_READ32_MEMBER( agpctrl_r);
DECLARE_WRITE32_MEMBER(agpctrl_w);
DECLARE_READ8_MEMBER( apsize_r);
DECLARE_WRITE8_MEMBER( apsize_w);
DECLARE_READ32_MEMBER( attbase_r);
DECLARE_WRITE32_MEMBER(attbase_w);
DECLARE_READ8_MEMBER( amtt_r);
DECLARE_WRITE8_MEMBER( amtt_w);
DECLARE_READ8_MEMBER( lptt_r);
DECLARE_WRITE8_MEMBER( lptt_w);
DECLARE_READ16_MEMBER( toud_r);
DECLARE_WRITE16_MEMBER(toud_w);
DECLARE_READ16_MEMBER( mchcfg_r);
DECLARE_WRITE16_MEMBER(mchcfg_w);
DECLARE_READ16_MEMBER( errsts_r);
DECLARE_READ16_MEMBER( errcmd_r);
DECLARE_WRITE16_MEMBER(errcmd_w);
DECLARE_READ16_MEMBER( smicmd_r);
DECLARE_WRITE16_MEMBER(smicmd_w);
DECLARE_READ16_MEMBER( scicmd_r);
DECLARE_WRITE16_MEMBER(scicmd_w);
DECLARE_READ16_MEMBER( skpd_r);
DECLARE_WRITE16_MEMBER(skpd_w);
DECLARE_READ32_MEMBER( capreg1_r);
DECLARE_READ8_MEMBER( capreg2_r);
protected:
virtual void device_start();
virtual void device_reset();
private:
DECLARE_ADDRESS_MAP(agp_translation_map, 32);
const char *cpu_tag;
int ram_size;
cpu_device *cpu;
dynamic_array<UINT32> ram;
UINT8 agpm, fpllcont, pam[8], smram, esmramc;
UINT8 apsize, amtt, lptt;
UINT16 toud, mchcfg, errcmd, smicmd, scicmd, skpd;
UINT32 agpctrl, attbase;
};
class i82875p_agp_device : public agp_bridge_device {
public:
i82875p_agp_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
protected:
virtual void device_start();
virtual void device_reset();
};
extern const device_type I82875P_HOST;
extern const device_type I82875P_AGP;
#endif
|