1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
#pragma once
#ifndef __RSP_H__
#define __RSP_H__
typedef struct _rsp_config rsp_config;
struct _rsp_config
{
read32_machine_func dp_reg_r;
write32_machine_func dp_reg_w;
read32_machine_func sp_reg_r;
write32_machine_func sp_reg_w;
void (*sp_set_status)(UINT32 status);
};
enum
{
RSP_PC = 1,
RSP_R0,
RSP_R1,
RSP_R2,
RSP_R3,
RSP_R4,
RSP_R5,
RSP_R6,
RSP_R7,
RSP_R8,
RSP_R9,
RSP_R10,
RSP_R11,
RSP_R12,
RSP_R13,
RSP_R14,
RSP_R15,
RSP_R16,
RSP_R17,
RSP_R18,
RSP_R19,
RSP_R20,
RSP_R21,
RSP_R22,
RSP_R23,
RSP_R24,
RSP_R25,
RSP_R26,
RSP_R27,
RSP_R28,
RSP_R29,
RSP_R30,
RSP_R31,
RSP_SR,
RSP_NEXTPC,
RSP_STEPCNT,
};
#define RSP_STATUS_HALT 0x0001
#define RSP_STATUS_BROKE 0x0002
#define RSP_STATUS_DMABUSY 0x0004
#define RSP_STATUS_DMAFULL 0x0008
#define RSP_STATUS_IOFULL 0x0010
#define RSP_STATUS_SSTEP 0x0020
#define RSP_STATUS_INTR_BREAK 0x0040
#define RSP_STATUS_SIGNAL0 0x0080
#define RSP_STATUS_SIGNAL1 0x0100
#define RSP_STATUS_SIGNAL2 0x0200
#define RSP_STATUS_SIGNAL3 0x0400
#define RSP_STATUS_SIGNAL4 0x0800
#define RSP_STATUS_SIGNAL5 0x1000
#define RSP_STATUS_SIGNAL6 0x2000
#define RSP_STATUS_SIGNAL7 0x4000
CPU_GET_INFO( rsp );
extern offs_t rsp_dasm_one(char *buffer, offs_t pc, UINT32 op);
#endif /* __RSP_H__ */
|