summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/pdp1/tx0.c
blob: d9b09e7cf4607770ffd3a49cbfc6714ecfa8e31c (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
/*
    TX-0 emulator

    Two variants:
    * initial model 64kWord RAM
    * later model 8kWord RAM

    Raphael Nabet 2004
*/

#include "cpuintrf.h"
#include "debugger.h"
#include "tx0.h"

#define LOG 0
#define LOG_EXTRA 0

static void execute_instruction_64kw(void);
static void execute_instruction_8kw(void);
static void pulse_reset(void);


/* TX-0 Registers */
typedef struct
{
	/* processor registers */
	int mbr;		/* memory buffer register (18 bits) */
	int ac;			/* accumulator (18 bits) */
	int mar;		/* memory address register (16 (64kW) or 13 (8kW) bits) */
	int pc;			/* program counter (16 (64kW) or 13 (8kW) bits) */
	int ir;			/* instruction register (2 (64kW) or 5 (8kW) bits) */
	int lr;			/* live register (18 bits) */
	int xr;			/* index register (14 bits) (8kW only) */
	int pf;			/* program flags (6 bits expandable to 10) (8kW only) */

	/* operator panel switches */
	int tbr;		/* toggle switch buffer register (18 bits) */
	int tac;		/* toggle switch accumulator (18 bits) */
	int tss[16];	/* toggle switch storage (18 bits * 16) */
	unsigned int cm_sel : 16;	/* individual cm select (1 bit * 16) */
	unsigned int lr_sel : 16;	/* individual lr select (1 bit * 16) */
	unsigned int gbl_cm_sel : 1;/* global cm select (1 bit) */
	unsigned int stop_cyc0 : 1;	/* stop on cycle 0 */
	unsigned int stop_cyc1 : 1;	/* stop on cycle 1 */

	/* processor state flip-flops */
	unsigned int run : 1;		/* processor is running */
	unsigned int rim : 1;		/* processor is in read-in mode */
	unsigned int cycle : 2;		/* 0 -> fetch */
								/* 1 -> execute (except for taken branches) */
								/* 2 -> extra execute cycle for SXA and ADO */

	unsigned int ioh : 1;		/* i-o halt: processor is executing an Input-Output Transfer wait */
	unsigned int ios : 1;		/* i-o synchronizer: set on i-o operation completion */

	/* additional emulator state variables */
	int rim_step;			/* current step in rim execution */

	int address_mask;		/* address mask */
	int ir_mask;			/* IR mask */

	/* 8 standard I/O handlers:
        0: cpy (8kW only)
        1: r1l
        2: dis
        3: r3l
        4: prt
        5: reserved
        6: p6h
        7: p7h */
	void (*io_handlers[8])(void);
	/* select instruction handler */
	void (*sel_handler)(void);
	/* called when reset line is pulsed: IO devices should reset */
	void (*io_reset_callback)(void);
	
	const device_config *device;
	const address_space *program;
}
tx0_Regs;

#define io_handler_rim 3

static tx0_Regs tx0;

#define PC		tx0.pc
#define IR		tx0.ir
#define MBR		tx0.mbr
#define MAR		tx0.mar
#define AC		tx0.ac
#define LR		tx0.lr
#define XR		tx0.xr
#define PF		tx0.pf

#define ADDRESS_MASK_64KW	0177777
#define ADDRESS_MASK_8KW	0017777

#define INCREMENT_PC_64KW	(PC = (PC+1) & ADDRESS_MASK_64KW)
#define INCREMENT_PC_8KW	(PC = (PC+1) & ADDRESS_MASK_8KW)

/* public globals */
static signed int tx0_ICount;


static int tx0_read(offs_t address)
{
	if ((address >= 16) || (tx0.gbl_cm_sel) || ((tx0.cm_sel >> address) & 1))
		/* core memory (CM) */
		return READ_TX0_18BIT(address);
	else if ((tx0.lr_sel >> address) & 1)
		/* live register (LR) */
		return LR;
	else
		/* toggle switch storage (TSS) */
		return tx0.tss[address];
}

static void tx0_write(offs_t address, int data)
{
	if ((address >= 16) || (tx0.gbl_cm_sel) || ((tx0.cm_sel >> address) & 1))
		/* core memory (CM) */
		WRITE_TX0_18BIT(address, data);
	else if ((tx0.lr_sel >> address) & 1)
		/* live register (LR) */
		LR = data;
	else
		/* toggle switch storage (TSS) */
		/* TSS is read-only */
		;
}

static void tx0_init_common(int is_64kw, const device_config *device, int index, int clock, cpu_irq_callback irqcallback)
{
	int i;
	tx0_reset_param_t *param = (tx0_reset_param_t *) device->static_config;

	/* clean-up */
	memset (&tx0, 0, sizeof (tx0));

	/* set up params and callbacks */
	for (i=0; i<8; i++)
		tx0.io_handlers[i] = (param) ? param->io_handlers[i] : NULL;
	tx0.sel_handler = (param) ? param->sel_handler : NULL;
	tx0.io_reset_callback = (param) ? param->io_reset_callback : NULL;

	tx0.address_mask = is_64kw ? ADDRESS_MASK_64KW : ADDRESS_MASK_8KW;
	tx0.ir_mask = is_64kw ? 03 : 037;
	
	tx0.device = device;
	tx0.program = memory_find_address_space(device, ADDRESS_SPACE_PROGRAM);
}

static CPU_INIT( tx0_64kw )
{
	tx0_init_common(1, device, index, clock, irqcallback);
}

static CPU_INIT( tx0_8kw)
{
	tx0_init_common(0, device, index, clock, irqcallback);
}

static CPU_RESET( tx0 )
{
	/* reset CPU flip-flops */
	pulse_reset();

	tx0.gbl_cm_sel = 1;	/* HACK */
}

static CPU_GET_CONTEXT( tx0 )
{
	if (dst)
		*(tx0_Regs *) dst = tx0;
}

static CPU_SET_CONTEXT( tx0 )
{
	if (src)
		tx0 = *(tx0_Regs *) src;
}


/* execute instructions on this CPU until icount expires */
static CPU_EXECUTE( tx0_64kw )
{
	tx0_ICount = cycles;

	do
	{
		debugger_instruction_hook(device, PC);


		if (tx0.ioh && tx0.ios)
		{
			tx0.ioh = 0;
			tx0.ios = 0;
		}


		if ((! tx0.run) && (! tx0.rim))
			tx0_ICount = 0;	/* if processor is stopped, just burn cycles */
		else if (tx0.rim)
		{
			switch (tx0.rim_step)
			{
			case 0:
				/* read first word as instruction */
				AC = 0;
				if (tx0.io_handlers[io_handler_rim])
					(*tx0.io_handlers[io_handler_rim])();	/* data will be transferred to AC */
				tx0.rim_step = 1;
				break;

			case 1:
				if (! tx0.ios)
				{	/* transfer incomplete: wait some more */
					tx0_ICount = 0;
				}
				else
				{	/* data transfer complete */
					tx0.ios = 0;

					MBR = AC;
					IR = MBR >> 16;		/* basic opcode */
					if ((IR == 2) || (IR == 1)) 	/* trn or add instruction? */
					{
						PC = MBR & ADDRESS_MASK_64KW;
						tx0.rim = 0;	/* exit read-in mode */
						tx0.run = (IR == 2) ? 1 : 0;	/* stop if add instruction */
						tx0.rim_step = 0;
					}
					else if ((IR == 0) || (IR == 3))	/* sto or opr instruction? */
					{
						MAR = MBR & ADDRESS_MASK_64KW;
						tx0.rim_step = 2;
					}
				}
				break;

			case 2:
				/* read second word as data */
				AC = 0;
				if (tx0.io_handlers[io_handler_rim])
					(*tx0.io_handlers[io_handler_rim])();	/* data will be transferred to AC */
				tx0.rim_step = 3;
				break;

			case 3:
				if (! tx0.ios)
				{	/* transfer incomplete: wait some more */
					tx0_ICount = 0;
				}
				else
				{	/* data transfer complete */
					tx0.ios = 0;

					tx0_write(MAR, MBR = AC);

					tx0.rim_step = 0;
				}
				break;
			}
		}
		else
		{
			if (tx0.cycle == 0)
			{	/* fetch new instruction */
				MBR = tx0_read(MAR = PC);
				INCREMENT_PC_64KW;
				IR = MBR >> 16;		/* basic opcode */
				MAR = MBR & ADDRESS_MASK_64KW;
			}

			if (! tx0.ioh)
			{
				if ((tx0.stop_cyc0 && (tx0.cycle == 0))
					|| (tx0.stop_cyc1 && (tx0.cycle == 1)))
					tx0.run = 0;

				execute_instruction_64kw();	/* execute instruction */
			}

			tx0_ICount --;
		}
	}
	while (tx0_ICount > 0);

	return cycles - tx0_ICount;
}

/* execute instructions on this CPU until icount expires */
static CPU_EXECUTE( tx0_8kw )
{
	tx0_ICount = cycles;

	do
	{
		debugger_instruction_hook(device, PC);


		if (tx0.ioh && tx0.ios)
		{
			tx0.ioh = 0;
			tx0.ios = 0;
		}


		if ((! tx0.run) && (! tx0.rim))
			tx0_ICount = 0;	/* if processor is stopped, just burn cycles */
		else if (tx0.rim)
		{
			switch (tx0.rim_step)
			{
			case 0:
				/* read first word as instruction */
				AC = 0;
				if (tx0.io_handlers[io_handler_rim])
					(*tx0.io_handlers[io_handler_rim])();	/* data will be transferred to AC */
				tx0.rim_step = 1;
				break;

			case 1:
				if (! tx0.ios)
				{	/* transfer incomplete: wait some more */
					tx0_ICount = 0;
				}
				else
				{	/* data transfer complete */
					tx0.ios = 0;

					MBR = AC;
					IR = MBR >> 13;		/* basic opcode */
					if ((IR == 16) || (IR == 8)) 	/* trn or add instruction? */
					{
						PC = MBR & ADDRESS_MASK_8KW;
						tx0.rim = 0;	/* exit read-in mode */
						tx0.run = (IR == 16) ? 1 : 0;	/* stop if add instruction */
						tx0.rim_step = 0;
					}
					else if ((IR == 0) || (IR == 24))	/* sto or opr instruction? */
					{
						MAR = MBR & ADDRESS_MASK_8KW;
						tx0.rim_step = 2;
					}
				}
				break;

			case 2:
				/* read second word as data */
				AC = 0;
				if (tx0.io_handlers[io_handler_rim])
					(*tx0.io_handlers[io_handler_rim])();	/* data will be transferred to AC */
				tx0.rim_step = 3;
				break;

			case 3:
				if (! tx0.ios)
				{	/* transfer incomplete: wait some more */
					tx0_ICount = 0;
				}
				else
				{	/* data transfer complete */
					tx0.ios = 0;

					tx0_write(MAR, MBR = AC);

					tx0.rim_step = 0;
				}
				break;
			}
		}
		else
		{
			if (tx0.cycle == 0)
			{	/* fetch new instruction */
				MBR = tx0_read(MAR = PC);
				INCREMENT_PC_8KW;
				IR = MBR >> 13;		/* basic opcode */
				MAR = MBR & ADDRESS_MASK_8KW;
			}

			if (! tx0.ioh)
			{
				if ((tx0.stop_cyc0 && (tx0.cycle == 0))
					|| (tx0.stop_cyc1 && (tx0.cycle == 1)))
					tx0.run = 0;

				execute_instruction_8kw();	/* execute instruction */
			}

			tx0_ICount -= 1;
		}
	}
	while (tx0_ICount > 0);

	return cycles - tx0_ICount;
}


static CPU_SET_INFO( tx0 )
{
	switch (state)
	{
	/* --- the following bits of info are set as 64-bit signed integers --- */
	case CPUINFO_INT_SP:						(void) info->i;	/* no SP */					break;
	case CPUINFO_INT_PC:
	case CPUINFO_INT_REGISTER + TX0_PC:			PC = info->i & tx0.address_mask;			break;
	case CPUINFO_INT_REGISTER + TX0_IR:			IR = info->i & tx0.ir_mask; /* weird idea */break;
	case CPUINFO_INT_REGISTER + TX0_MBR:		MBR = info->i & 0777777;					break;
	case CPUINFO_INT_REGISTER + TX0_MAR:		MAR = info->i & tx0.address_mask;			break;
	case CPUINFO_INT_REGISTER + TX0_AC:			AC = info->i & 0777777;						break;
	case CPUINFO_INT_REGISTER + TX0_LR:			LR = info->i & 0777777;						break;
	case CPUINFO_INT_REGISTER + TX0_XR:			XR = info->i & 0037777;						break;
	case CPUINFO_INT_REGISTER + TX0_PF:			PF = info->i & 077;							break;
	case CPUINFO_INT_REGISTER + TX0_TBR:		tx0.tbr = info->i & 0777777;				break;
	case CPUINFO_INT_REGISTER + TX0_TAC:		tx0.tac = info->i & 0777777;				break;
	case CPUINFO_INT_REGISTER + TX0_TSS00:
	case CPUINFO_INT_REGISTER + TX0_TSS01:
	case CPUINFO_INT_REGISTER + TX0_TSS02:
	case CPUINFO_INT_REGISTER + TX0_TSS03:
	case CPUINFO_INT_REGISTER + TX0_TSS04:
	case CPUINFO_INT_REGISTER + TX0_TSS05:
	case CPUINFO_INT_REGISTER + TX0_TSS06:
	case CPUINFO_INT_REGISTER + TX0_TSS07:
	case CPUINFO_INT_REGISTER + TX0_TSS10:
	case CPUINFO_INT_REGISTER + TX0_TSS11:
	case CPUINFO_INT_REGISTER + TX0_TSS12:
	case CPUINFO_INT_REGISTER + TX0_TSS13:
	case CPUINFO_INT_REGISTER + TX0_TSS14:
	case CPUINFO_INT_REGISTER + TX0_TSS15:
	case CPUINFO_INT_REGISTER + TX0_TSS16:
	case CPUINFO_INT_REGISTER + TX0_TSS17:		tx0.tss[state-(CPUINFO_INT_REGISTER + TX0_TSS00)] = info->i & 0777777;	break;
	case CPUINFO_INT_REGISTER + TX0_CM_SEL:		tx0.cm_sel = info->i & 0177777;				break;
	case CPUINFO_INT_REGISTER + TX0_LR_SEL:		tx0.lr_sel = info->i & 0177777;				break;
	case CPUINFO_INT_REGISTER + TX0_GBL_CM_SEL:	tx0.gbl_cm_sel = info->i ? 1 : 0;			break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC0:	tx0.stop_cyc0 = info->i ? 1 : 0;			break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC1:	tx0.stop_cyc1 = info->i ? 1 : 0;			break;
	case CPUINFO_INT_REGISTER + TX0_RUN:		tx0.run = info->i ? 1 : 0;					break;
	case CPUINFO_INT_REGISTER + TX0_RIM:		tx0.rim = info->i ? 1 : 0;					break;
	case CPUINFO_INT_REGISTER + TX0_CYCLE:		if (LOG) logerror("tx0_set_reg to cycle counter ignored\n");/* no way!*/ break;
	case CPUINFO_INT_REGISTER + TX0_IOH:		if (LOG) logerror("tx0_set_reg to ioh flip-flop ignored\n");/* no way!*/ break;
	case CPUINFO_INT_REGISTER + TX0_IOS:		if (LOG) logerror("tx0_set_reg to ios flip-flop ignored\n");/* no way!*/ break;
	case CPUINFO_INT_REGISTER + TX0_RESET:		pulse_reset();							break;
	case CPUINFO_INT_REGISTER + TX0_IO_COMPLETE:tx0.ios = 1;							break;
	}
}


CPU_GET_INFO( tx0_64kw )
{
	switch (state)
	{
	/* --- the following bits of info are returned as 64-bit signed integers --- */
	case CPUINFO_INT_CONTEXT_SIZE:					info->i = sizeof(tx0);					break;
	case CPUINFO_INT_INPUT_LINES:					info->i = 0;							break;
	case CPUINFO_INT_DEFAULT_IRQ_VECTOR:			info->i = 0;							break;
	case CPUINFO_INT_ENDIANNESS:					info->i = CPU_IS_BE;	/*don't care*/	break;
	case CPUINFO_INT_CLOCK_MULTIPLIER:				info->i = 1;							break;
	case CPUINFO_INT_CLOCK_DIVIDER:					info->i = 1;							break;
	case CPUINFO_INT_MIN_INSTRUCTION_BYTES:			info->i = 4;							break;
	case CPUINFO_INT_MAX_INSTRUCTION_BYTES:			info->i = 4;							break;
	case CPUINFO_INT_MIN_CYCLES:					info->i = 1;							break;
	case CPUINFO_INT_MAX_CYCLES:					info->i = 3;							break;

	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_PROGRAM:	info->i = 32;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_PROGRAM: info->i = 16;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_PROGRAM: info->i = -2;					break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_DATA:	info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_DATA: 	info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_DATA: 	info->i = 0;					break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_IO:		info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_IO: 		info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_IO: 		info->i = 0;					break;

	case CPUINFO_INT_SP:							info->i = 0;	/* no SP */				break;
	case CPUINFO_INT_PC:							info->i = PC;							break;
	case CPUINFO_INT_PREVIOUSPC:					info->i = 0;	/* TODO??? */			break;

	case CPUINFO_INT_REGISTER + TX0_PC:				info->i = PC;							break;
	case CPUINFO_INT_REGISTER + TX0_IR:				info->i = IR;							break;
	case CPUINFO_INT_REGISTER + TX0_MBR:			info->i = MBR;							break;
	case CPUINFO_INT_REGISTER + TX0_MAR:			info->i = MAR;							break;
	case CPUINFO_INT_REGISTER + TX0_AC:				info->i = AC;							break;
	case CPUINFO_INT_REGISTER + TX0_LR:				info->i = LR;							break;
	case CPUINFO_INT_REGISTER + TX0_XR:				info->i = XR;							break;
	case CPUINFO_INT_REGISTER + TX0_PF:				info->i = PF;							break;
	case CPUINFO_INT_REGISTER + TX0_TBR:			info->i = tx0.tbr;						break;
	case CPUINFO_INT_REGISTER + TX0_TAC:			info->i = tx0.tac;						break;
	case CPUINFO_INT_REGISTER + TX0_TSS00:
	case CPUINFO_INT_REGISTER + TX0_TSS01:
	case CPUINFO_INT_REGISTER + TX0_TSS02:
	case CPUINFO_INT_REGISTER + TX0_TSS03:
	case CPUINFO_INT_REGISTER + TX0_TSS04:
	case CPUINFO_INT_REGISTER + TX0_TSS05:
	case CPUINFO_INT_REGISTER + TX0_TSS06:
	case CPUINFO_INT_REGISTER + TX0_TSS07:
	case CPUINFO_INT_REGISTER + TX0_TSS10:
	case CPUINFO_INT_REGISTER + TX0_TSS11:
	case CPUINFO_INT_REGISTER + TX0_TSS12:
	case CPUINFO_INT_REGISTER + TX0_TSS13:
	case CPUINFO_INT_REGISTER + TX0_TSS14:
	case CPUINFO_INT_REGISTER + TX0_TSS15:
	case CPUINFO_INT_REGISTER + TX0_TSS16:
	case CPUINFO_INT_REGISTER + TX0_TSS17:			info->i = tx0.tss[state-(CPUINFO_INT_REGISTER + TX0_TSS00)]; break;
	case CPUINFO_INT_REGISTER + TX0_CM_SEL:			info->i = tx0.cm_sel;					break;
	case CPUINFO_INT_REGISTER + TX0_LR_SEL:			info->i = tx0.lr_sel;					break;
	case CPUINFO_INT_REGISTER + TX0_GBL_CM_SEL:		info->i = tx0.gbl_cm_sel;				break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC0:		info->i = tx0.stop_cyc0;				break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC1:		info->i = tx0.stop_cyc1;				break;
	case CPUINFO_INT_REGISTER + TX0_RUN:			info->i = tx0.run;						break;
	case CPUINFO_INT_REGISTER + TX0_RIM:			info->i = tx0.rim;						break;
	case CPUINFO_INT_REGISTER + TX0_CYCLE:			info->i = tx0.cycle;					break;
	case CPUINFO_INT_REGISTER + TX0_IOH:			info->i = tx0.ioh;						break;
	case CPUINFO_INT_REGISTER + TX0_IOS:			info->i = tx0.ios;						break;

	/* --- the following bits of info are returned as pointers to data or functions --- */
	case CPUINFO_PTR_SET_INFO:						info->setinfo = CPU_SET_INFO_NAME(tx0);			break;
	case CPUINFO_PTR_GET_CONTEXT:					info->getcontext = CPU_GET_CONTEXT_NAME(tx0);		break;
	case CPUINFO_PTR_SET_CONTEXT:					info->setcontext = CPU_SET_CONTEXT_NAME(tx0);		break;
	case CPUINFO_PTR_INIT:							info->init = CPU_INIT_NAME(tx0_64kw);	break;
	case CPUINFO_PTR_RESET:							info->reset = CPU_RESET_NAME(tx0);		break;
	case CPUINFO_PTR_EXECUTE:						info->execute = CPU_EXECUTE_NAME(tx0_64kw);	break;
	case CPUINFO_PTR_BURN:							info->burn = NULL;						break;
	case CPUINFO_PTR_DISASSEMBLE:					info->disassemble = CPU_DISASSEMBLE_NAME(tx0_64kw);		break;
	case CPUINFO_PTR_INSTRUCTION_COUNTER:			info->icount = &tx0_ICount;				break;

	/* --- the following bits of info are returned as NULL-terminated strings --- */
	case CPUINFO_STR_NAME: 							strcpy(info->s, "TX-0");	break;
	case CPUINFO_STR_CORE_FAMILY:					strcpy(info->s, "TX-0");	break;
	case CPUINFO_STR_CORE_VERSION:					strcpy(info->s, "1.0");	break;
	case CPUINFO_STR_CORE_FILE:						strcpy(info->s, __FILE__);	break;
	case CPUINFO_STR_CORE_CREDITS:					strcpy(info->s, "Raphael Nabet");	break;

    case CPUINFO_STR_FLAGS:							strcpy(info->s, "");	break;

	case CPUINFO_STR_REGISTER + TX0_PC:				sprintf(info->s, "PC:0%06o", PC); break;
	case CPUINFO_STR_REGISTER + TX0_IR:				sprintf(info->s, "IR:0%02o", IR); break;
	case CPUINFO_STR_REGISTER + TX0_MBR:			sprintf(info->s, "MBR:0%06o", MBR); break;
	case CPUINFO_STR_REGISTER + TX0_MAR:			sprintf(info->s, "MAR:0%06o", MAR); break;
	case CPUINFO_STR_REGISTER + TX0_AC:				sprintf(info->s, "AC:0%06o", AC); break;
	case CPUINFO_STR_REGISTER + TX0_LR:				sprintf(info->s, "LR:0%06o", LR); break;
	case CPUINFO_STR_REGISTER + TX0_XR:				sprintf(info->s, "XR:0%05o", XR); break;
	case CPUINFO_STR_REGISTER + TX0_PF:				sprintf(info->s, "PF:0%02o", PF); break;							break;
	case CPUINFO_STR_REGISTER + TX0_TBR:			sprintf(info->s, "TBR:0%06o", tx0.tbr); break;
	case CPUINFO_STR_REGISTER + TX0_TAC:			sprintf(info->s, "TAC:0%06o", tx0.tac); break;
	case CPUINFO_STR_REGISTER + TX0_TSS00:
	case CPUINFO_STR_REGISTER + TX0_TSS01:
	case CPUINFO_STR_REGISTER + TX0_TSS02:
	case CPUINFO_STR_REGISTER + TX0_TSS03:
	case CPUINFO_STR_REGISTER + TX0_TSS04:
	case CPUINFO_STR_REGISTER + TX0_TSS05:
	case CPUINFO_STR_REGISTER + TX0_TSS06:
	case CPUINFO_STR_REGISTER + TX0_TSS07:
	case CPUINFO_STR_REGISTER + TX0_TSS10:
	case CPUINFO_STR_REGISTER + TX0_TSS11:
	case CPUINFO_STR_REGISTER + TX0_TSS12:
	case CPUINFO_STR_REGISTER + TX0_TSS13:
	case CPUINFO_STR_REGISTER + TX0_TSS14:
	case CPUINFO_STR_REGISTER + TX0_TSS15:
	case CPUINFO_STR_REGISTER + TX0_TSS16:
	case CPUINFO_STR_REGISTER + TX0_TSS17:			sprintf(info->s, "TSS%02o:0%06o", state-(CPUINFO_STR_REGISTER + TX0_TSS00), tx0.tss[state-(CPUINFO_STR_REGISTER + TX0_TSS00)]); break;
	case CPUINFO_STR_REGISTER + TX0_CM_SEL:			sprintf(info->s, "CMSEL:0%06o", tx0.cm_sel); break;
	case CPUINFO_STR_REGISTER + TX0_LR_SEL:			sprintf(info->s, "LRSEL:0%06o", tx0.lr_sel); break;
	case CPUINFO_STR_REGISTER + TX0_GBL_CM_SEL:		sprintf(info->s, "GBLCMSEL:%X", tx0.gbl_cm_sel); break;
	case CPUINFO_STR_REGISTER + TX0_STOP_CYC0:		sprintf(info->s, "STOPCYC0:%X", tx0.stop_cyc0); break;
	case CPUINFO_STR_REGISTER + TX0_STOP_CYC1:		sprintf(info->s, "STOPCYC1:%X", tx0.stop_cyc1); break;
	case CPUINFO_STR_REGISTER + TX0_RUN:			sprintf(info->s, "RUN:%X", tx0.run); break;
	case CPUINFO_STR_REGISTER + TX0_RIM:			sprintf(info->s, "RIM:%X", tx0.rim); break;
	case CPUINFO_STR_REGISTER + TX0_CYCLE:			sprintf(info->s, "CYCLE:%X", tx0.cycle); break;
	case CPUINFO_STR_REGISTER + TX0_IOH:			sprintf(info->s, "IOH:%X", tx0.ioh); break;
	case CPUINFO_STR_REGISTER + TX0_IOS:			sprintf(info->s, "IOS:%X", tx0.ios); break;
	}
}

CPU_GET_INFO( tx0_8kw )
{
	switch (state)
	{
	/* --- the following bits of info are returned as 64-bit signed integers --- */
	case CPUINFO_INT_CONTEXT_SIZE:					info->i = sizeof(tx0);					break;
	case CPUINFO_INT_INPUT_LINES:					info->i = 0;							break;
	case CPUINFO_INT_DEFAULT_IRQ_VECTOR:			info->i = 0;							break;
	case CPUINFO_INT_ENDIANNESS:					info->i = CPU_IS_BE;	/*don't care*/	break;
	case CPUINFO_INT_CLOCK_MULTIPLIER:				info->i = 1;							break;
	case CPUINFO_INT_CLOCK_DIVIDER:					info->i = 1;							break;
	case CPUINFO_INT_MIN_INSTRUCTION_BYTES:			info->i = 4;							break;
	case CPUINFO_INT_MAX_INSTRUCTION_BYTES:			info->i = 4;							break;
	case CPUINFO_INT_MIN_CYCLES:					info->i = 1;							break;
	case CPUINFO_INT_MAX_CYCLES:					info->i = 3;							break;

	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_PROGRAM:	info->i = 32;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_PROGRAM: info->i = 13;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_PROGRAM: info->i = -2;					break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_DATA:	info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_DATA: 	info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_DATA: 	info->i = 0;					break;
	case CPUINFO_INT_DATABUS_WIDTH + ADDRESS_SPACE_IO:		info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_WIDTH + ADDRESS_SPACE_IO: 		info->i = 0;					break;
	case CPUINFO_INT_ADDRBUS_SHIFT + ADDRESS_SPACE_IO: 		info->i = 0;					break;

	case CPUINFO_INT_SP:							info->i = 0;	/* no SP */				break;
	case CPUINFO_INT_PC:							info->i = PC;							break;
	case CPUINFO_INT_PREVIOUSPC:					info->i = 0;	/* TODO??? */			break;

	case CPUINFO_INT_REGISTER + TX0_PC:				info->i = PC;							break;
	case CPUINFO_INT_REGISTER + TX0_IR:				info->i = IR;							break;
	case CPUINFO_INT_REGISTER + TX0_MBR:			info->i = MBR;							break;
	case CPUINFO_INT_REGISTER + TX0_MAR:			info->i = MAR;							break;
	case CPUINFO_INT_REGISTER + TX0_AC:				info->i = AC;							break;
	case CPUINFO_INT_REGISTER + TX0_LR:				info->i = LR;							break;
	case CPUINFO_INT_REGISTER + TX0_XR:				info->i = XR;							break;
	case CPUINFO_INT_REGISTER + TX0_PF:				info->i = PF;							break;
	case CPUINFO_INT_REGISTER + TX0_TBR:			info->i = tx0.tbr;						break;
	case CPUINFO_INT_REGISTER + TX0_TAC:			info->i = tx0.tac;						break;
	case CPUINFO_INT_REGISTER + TX0_TSS00:
	case CPUINFO_INT_REGISTER + TX0_TSS01:
	case CPUINFO_INT_REGISTER + TX0_TSS02:
	case CPUINFO_INT_REGISTER + TX0_TSS03:
	case CPUINFO_INT_REGISTER + TX0_TSS04:
	case CPUINFO_INT_REGISTER + TX0_TSS05:
	case CPUINFO_INT_REGISTER + TX0_TSS06:
	case CPUINFO_INT_REGISTER + TX0_TSS07:
	case CPUINFO_INT_REGISTER + TX0_TSS10:
	case CPUINFO_INT_REGISTER + TX0_TSS11:
	case CPUINFO_INT_REGISTER + TX0_TSS12:
	case CPUINFO_INT_REGISTER + TX0_TSS13:
	case CPUINFO_INT_REGISTER + TX0_TSS14:
	case CPUINFO_INT_REGISTER + TX0_TSS15:
	case CPUINFO_INT_REGISTER + TX0_TSS16:
	case CPUINFO_INT_REGISTER + TX0_TSS17:			info->i = tx0.tss[state-(CPUINFO_INT_REGISTER + TX0_TSS00)]; break;
	case CPUINFO_INT_REGISTER + TX0_CM_SEL:			info->i = tx0.cm_sel;					break;
	case CPUINFO_INT_REGISTER + TX0_LR_SEL:			info->i = tx0.lr_sel;					break;
	case CPUINFO_INT_REGISTER + TX0_GBL_CM_SEL:		info->i = tx0.gbl_cm_sel;				break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC0:		info->i = tx0.stop_cyc0;				break;
	case CPUINFO_INT_REGISTER + TX0_STOP_CYC1:		info->i = tx0.stop_cyc1;				break;
	case CPUINFO_INT_REGISTER + TX0_RUN:			info->i = tx0.run;						break;
	case CPUINFO_INT_REGISTER + TX0_RIM:			info->i = tx0.rim;						break;
	case CPUINFO_INT_REGISTER + TX0_CYCLE:			info->i = tx0.cycle;					break;
	case CPUINFO_INT_REGISTER + TX0_IOH:			info->i = tx0.ioh;						break;
	case CPUINFO_INT_REGISTER + TX0_IOS:			info->i = tx0.ios;						break;

	/* --- the following bits of info are returned as pointers to data or functions --- */
	case CPUINFO_PTR_SET_INFO:						info->setinfo = CPU_SET_INFO_NAME(tx0);			break;
	case CPUINFO_PTR_GET_CONTEXT:					info->getcontext = CPU_GET_CONTEXT_NAME(tx0);		break;
	case CPUINFO_PTR_SET_CONTEXT:					info->setcontext = CPU_SET_CONTEXT_NAME(tx0);		break;
	case CPUINFO_PTR_INIT:							info->init = CPU_INIT_NAME(tx0_8kw);	break;
	case CPUINFO_PTR_RESET:							info->reset = CPU_RESET_NAME(tx0);		break;
	case CPUINFO_PTR_EXECUTE:						info->execute = CPU_EXECUTE_NAME(tx0_8kw);	break;
	case CPUINFO_PTR_BURN:							info->burn = NULL;						break;
	case CPUINFO_PTR_DISASSEMBLE:					info->disassemble = CPU_DISASSEMBLE_NAME(tx0_8kw);		break;
	case CPUINFO_PTR_INSTRUCTION_COUNTER:			info->icount = &tx0_ICount;				break;

	/* --- the following bits of info are returned as NULL-terminated strings --- */
	case CPUINFO_STR_NAME: 							strcpy(info->s, "TX-0");	break;
	case CPUINFO_STR_CORE_FAMILY:					strcpy(info->s, "TX-0");	break;
	case CPUINFO_STR_CORE_VERSION:					strcpy(info->s, "1.0");	break;
	case CPUINFO_STR_CORE_FILE:						strcpy(info->s, __FILE__);	break;
	case CPUINFO_STR_CORE_CREDITS:					strcpy(info->s, "Raphael Nabet");	break;

    case CPUINFO_STR_FLAGS:							strcpy(info->s, "");	break;

	case CPUINFO_STR_REGISTER + TX0_PC:				sprintf(info->s, "PC:0%06o", PC); break;
	case CPUINFO_STR_REGISTER + TX0_IR:				sprintf(info->s, "IR:0%02o", IR); break;
	case CPUINFO_STR_REGISTER + TX0_MBR:			sprintf(info->s, "MBR:0%06o", MBR); break;
	case CPUINFO_STR_REGISTER + TX0_MAR:			sprintf(info->s, "MAR:0%06o", MAR); break;
	case CPUINFO_STR_REGISTER + TX0_AC:				sprintf(info->s, "AC:0%06o", AC); break;
	case CPUINFO_STR_REGISTER + TX0_LR:				sprintf(info->s, "LR:0%06o", LR); break;
	case CPUINFO_STR_REGISTER + TX0_XR:				sprintf(info->s, "XR:0%05o", XR); break;
	case CPUINFO_STR_REGISTER + TX0_PF:				sprintf(info->s, "PF:0%02o", PF); break;							break;
	case CPUINFO_STR_REGISTER + TX0_TBR:			sprintf(info->s, "TBR:0%06o", tx0.tbr); break;
	case CPUINFO_STR_REGISTER + TX0_TAC:			sprintf(info->s, "TAC:0%06o", tx0.tac); break;
	case CPUINFO_STR_REGISTER + TX0_TSS00:
	case CPUINFO_STR_REGISTER + TX0_TSS01:
	case CPUINFO_STR_REGISTER + TX0_TSS02:
	case CPUINFO_STR_REGISTER + TX0_TSS03:
	case CPUINFO_STR_REGISTER + TX0_TSS04:
	case CPUINFO_STR_REGISTER + TX0_TSS05:
	case CPUINFO_STR_REGISTER + TX0_TSS06:
	case CPUINFO_STR_REGISTER + TX0_TSS07:
	case CPUINFO_STR_REGISTER + TX0_TSS10:
	case CPUINFO_STR_REGISTER + TX0_TSS11:
	case CPUINFO_STR_REGISTER + TX0_TSS12:
	case CPUINFO_STR_REGISTER + TX0_TSS13:
	case CPUINFO_STR_REGISTER + TX0_TSS14:
	case CPUINFO_STR_REGISTER + TX0_TSS15:
	case CPUINFO_STR_REGISTER + TX0_TSS16:
	case CPUINFO_STR_REGISTER + TX0_TSS17:			sprintf(info->s, "TSS%02o:0%06o", state-(CPUINFO_STR_REGISTER + TX0_TSS00), tx0.tss[state-(CPUINFO_STR_REGISTER + TX0_TSS00)]); break;
	case CPUINFO_STR_REGISTER + TX0_CM_SEL:			sprintf(info->s, "CMSEL:0%06o", tx0.cm_sel); break;
	case CPUINFO_STR_REGISTER + TX0_LR_SEL:			sprintf(info->s, "LRSEL:0%06o", tx0.lr_sel); break;
	case CPUINFO_STR_REGISTER + TX0_GBL_CM_SEL:		sprintf(info->s, "GBLCMSEL:%X", tx0.gbl_cm_sel); break;
	case CPUINFO_STR_REGISTER + TX0_STOP_CYC0:		sprintf(info->s, "STOPCYC0:%X", tx0.stop_cyc0); break;
	case CPUINFO_STR_REGISTER + TX0_STOP_CYC1:		sprintf(info->s, "STOPCYC1:%X", tx0.stop_cyc1); break;
	case CPUINFO_STR_REGISTER + TX0_RUN:			sprintf(info->s, "RUN:%X", tx0.run); break;
	case CPUINFO_STR_REGISTER + TX0_RIM:			sprintf(info->s, "RIM:%X", tx0.rim); break;
	case CPUINFO_STR_REGISTER + TX0_CYCLE:			sprintf(info->s, "CYCLE:%X", tx0.cycle); break;
	case CPUINFO_STR_REGISTER + TX0_IOH:			sprintf(info->s, "IOH:%X", tx0.ioh); break;
	case CPUINFO_STR_REGISTER + TX0_IOS:			sprintf(info->s, "IOS:%X", tx0.ios); break;
	}
}


/* execute one instruction */
static void execute_instruction_64kw(void)
{
	if (! tx0.cycle)
	{
		tx0.cycle = 1;	/* most frequent case */
		switch (IR)
		{
		case 0:			/* STOre */
		case 1:			/* ADD */
			break;

		case 2:		/* TRansfer on Negative */
			if (AC & 0400000)
			{
				PC = MAR & ADDRESS_MASK_64KW;
				tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                    is taken */
			}
			break;

		case 3:		/* OPeRate */
			if (MAR & 0100000)
				/* (0.8) CLL = Clear the left nine digital positions of the AC */
				AC &= 0000777;

			if (MAR & 0040000)
				/* (0.8) CLR = Clear the right nine digital positions of the AC */
				AC &= 0777000;

			if (((MAR & 0030000) >> 12) == 1)
				/* (0.8) IOS In-Out Stop = Stop machine so that an In-Out command
                    (specified by digits 6 7 8 of MAR) may be executed */
				tx0.ioh = 1;

			if (((MAR & 0007000) >> 9) != 0)
			{
				/* ((MAR & 0007000) >> 9) is device ID */
				/* 7: */
				/* (0.8) P7H = Punch holes 1-6 in flexo tape specified by AC
                    digital positions 2, 5, 8, 11, 14, and 17.  Also punches a 7th
                    hole on tape. */
				/* 6: */
				/* (0.8) P6H = Same as P7H but no seventh hole */
				/* 4: */
				/* (0.8) PNT = Print one flexowriter character specified by AC
                    digits 2, 5, 8, 11, 14, and 17. */
				/* 1: */
				/* (0.8) R1C = Read one line of flexo tape so that tape positions
                    1, 2, 3, 4, 5, and 6 will be put in the AC digital positions 0,
                    3, 6, 9, 12 and 15. */
				/* 3: */
				/* (0.8) R3C = Read one line of flexo tape into AC digits 0, 3, 6,
                    9, 12 and 15.  Then cycle the AC one digital position; read the
                    next line on tape into AC digits 0, 3, 6, 9, 12 and 15, cycle
                    the AC right one digital position and read the third and last
                    line into AC digits 0, 3, 6, 9, 12 and 15.  (This command is
                    equal to a triple CYR-R1C.) */
				/* 2: */
				/* (0.8) DIS = Intensify a point on the scope with x and y
                    coordinates where x is specified by AC digits 0-8 with digit 0
                    being used as the sign and y is specified by AC digits 9-17
                    with digit 9 being used as the sign for y.  The complement
                    system is in effect when the signs are negative. */
				/* (5 is undefined) */
				int index = (MAR & 0007000) >> 9;

				if (tx0.io_handlers[index])
					(*tx0.io_handlers[index])();
				tx0.ioh = 1;
			}
			break;
		}
	}
	else
	{
		tx0.cycle = 0;	/* always true */
		switch (IR)
		{
		case 0:			/* STOre */
			tx0_write(MAR, (MBR = AC));
			break;

		case 1:			/* ADD */
			MBR = tx0_read(MAR);

			AC = AC + MBR;
			AC = (AC + (AC >> 18)) & 0777777;	/* propagate carry around */

			if (AC == 0777777)		/* check for -0 */
				AC = 0;
			break;

		case 2:		/* TRansfer on Negative */
			break;

		case 3:		/* OPeRate */
			if ((MAR & 0000104) == 0000100)
				/* (1.1) PEN = Read the light pen flip-flops 1 and 2 into AC(0) and
                    AC(1). */
				/*...*/;

			if ((MAR & 0000104) == 0000004)
				/* (1.1) TAC = Insert a one in each digital position of the AC
                    wherever there is a one in the corresponding digital position
                    of the TAC. */
				/*...*/;

			if (MAR & 0000040)
				/* (1.2) COM = Complement every digit in the accumulator */
				AC ^= 0777777;

			if ((MAR & 0000003) == 1)
				/* (1.2) AMB = Store the contents of the AC in the MBR. */
				MBR = AC;

			if ((MAR & 0000003) == 3)
				/* (1.2) TBR = Store the contents of the TBR in the MBR. */
				/*...*/;

			if ((MAR & 0000003) == 2)
				/* (1.3) LMB = Store the contents of the LR in the MBR. */
				MBR = LR;
			break;

			if (((MAR & 0000600) >> 7) == 1)
				/* (1.3) MLR = Store the contents of the MBR (memory buffer
                    register) in the live reg. */
				LR = MBR;

			if (((MAR & 0000600) >> 7) == 2)
				/* (1.4) SHR = Shift the AC right one place, i.e. multiply the AC
                    by 2^-1 */
				AC >>= 1;

			if (((MAR & 0000600) >> 7) == 3)
				/* (1.4) CYR = Cycle the AC right one digital position (AC(17) will
                    become AC(0)) */
				AC = (AC >> 1) | ((AC & 1) << 17);

			if (MAR & 0000020)
				/* (1.4) PAD = Partial add AC to MBR, that is, for every digital
                    position of the MBR that contains a one, complement the digit
                    in the corresponding digital position of the AC.  This is also
                    called a half add. */
				AC ^= MBR;

			if (MAR & 0000010)
			{	/* (1.7) CRY = Partial add the 18 digits of the AC to the
                    corresponding 18 digits of the carry.

                    To determine what the 18 digits of the carry are, use the
                    following rule:

                    "Grouping the AC and MBR digits into pairs and proceeding from
                    right to left, assign the carry digit of the next pair to a one
                    if in the present pair MBR = 1 and AC = 0 or if in the present
                    pair AC = 1 and carry 1.

                    (Note: the 0th digit pair determines the 17th pair's carry
                    digit)" */
				AC ^= MBR;

				AC = AC + MBR;
				AC = (AC + (AC >> 18)) & 0777777;	/* propagate carry around */

				if (AC == 0777777)		/* check for -0 */
					AC = 0;
			}

			if (((MAR & 0030000) >> 12) == 3)
				/* (1.8) Hlt = Halt the computer */
				tx0.run = 0;

			break;
		}
	}
}

static void indexed_address_eval(void)
{
	MAR = MAR + XR;
	MAR = (MAR + (MAR >> 14)) & 0037777;	/* propagate carry around */
	//if (MAR == 0037777)       /* check for -0 */
	//  MAR = 0;
	if (MAR & 0020000)			/* fix negative (right???) */
		MAR = (MAR + 1) & 0017777;
}

/* execute one instruction */
static void execute_instruction_8kw(void)
{
	if (! tx0.cycle)
	{
		tx0.cycle = 1;	/* most frequent case */
		switch (IR)
		{
		case 0:		/* STOre */
		case 1:		/* STore indeXed */
		case 2:		/* Store indeX in Address */
		case 3:		/* ADd One */
		case 4:		/* Store LR */
		case 5:		/* Store Lr indeXed */
		case 6:		/* STore Zero */
		case 8:		/* ADD */
		case 9:		/* ADd indeXed */
		case 10:	/* LoaD indeX */
		case 11:	/* AUgment indeX */
		case 12:	/* Load LR */
		case 13:	/* Load Lr indeXed */
		case 14:	/* LoaD Ac */
		case 15:	/* Load Ac indeXed */
			break;

		case 16:	/* TRansfer on Negative */
			if (AC & 0400000)
			{
				PC = MAR & 0017777;
				tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                    is taken */
			}
			break;

		case 17:	/* Transfer on ZEro */
			if ((AC == 0000000) || (AC == 0777777))
			{
				PC = MAR & 0017777;
				tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                    is taken */
			}
			break;

		case 18:	/* Transfer and Set indeX */
			XR = PC;
			PC = MAR & 0017777;
			tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                is taken */
			break;

		case 19:	/* Transfer and IndeX */
			if ((XR != 0000000) && (XR != 0037777))
			{
				if (XR & 0020000)
					XR ++;
				else
					XR--;
				PC = MAR & 0017777;
				tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                    is taken */
			}
			break;

		case 21:	/* TRansfer indeXed */
			indexed_address_eval();
		case 20:	/* TRAnsfer */
			PC = MAR & 0017777;
			tx0.cycle = 0;	/* instruction only takes one cycle if branch
                                is taken */
			break;

		case 22:	/* Transfer on external LeVel */
			/*if (...)
            {
                PC = MAR & 0017777;
                tx0.cycle = 0;*/	/* instruction only takes one cycle if branch
                                    is taken */
			/*}*/
			break;

		case 24:	/* OPeRate */
		case 25:
		case 26:
		case 27:
		case 28:
		case 29:
		case 30:
		case 31:
			if (((IR & 001) == 00) && ((MAR & 017000) == 004000))
			{	/* Select class instruction */
				if (IR & 004)
					/* (0.8???) CLA = CLear Ac */
					AC = 0;

				/* (IOS???) SEL = SELect */
				if (tx0.sel_handler)
					(*tx0.sel_handler)();
			}
			else
			{	/* Normal operate class instruction */
				if (((IR & 001) == 01) && ((MAR & 017000) == 011000))
					/* (0.6) CLL = CLear Left 9 bits of ac */
					AC &= 0000777;

				if (((IR & 001) == 01) && ((MAR & 017000) == 012000))
					/* (0.6) CLR = CLear Right 9 bits of ac */
					AC &= 0777000;

				if (IR & 002)
					/* (0.7) AMB = transfer Ac to MBr */
					MBR = AC;

				if (IR & 004)
					/* (0.8) CLA = CLear Ac */
					AC = 0;

				if (((IR & 001) == 01) && ((MAR & 010000) == 000000))
				{	/* (IOS) In-Out group commands */
					/* ((MAR & 0007000) >> 9) is device ID */
					/* 0: */
					/* (***) CPY = CoPY synchronizes transmission of information
                        between in-out equipment and computer. */
					/* 1: */
					/* (IOS) R1L = Read 1 Line of tape from PETR into AC bits 0, 3,
                        6, 9, 12, 15, with CYR before read (inclusive or) */
					/* 3: */
					/* (IOS) R3L = Read 3 Lines of tape from PETR into AC bits 0,
                        3, 6, 9, 12, 15, with CYR before each read (inclusive or) */
					/* 2: */
					/* (IOS) DIS = DISplay a point on scope (AC bits 0-8 specify x
                        coordinate, AC bits 9-17 specify y coordinate). The
                        coordinate (0, 0) is usually at the lower left hand corner
                        of the scope.  A console switch is available to relocate
                        (0,0) to the center. */
					/* 6: */
					/* (IOS) P6H = Punch one 6-bit line of flexo tape (without 7th
                        hole) from ac bits 2, 5, 8, 11, 14, 17.  Note: lines
                        without 7th hole are ignored by PETR. */
					/* 7: */
						/* (IOS) P7H = same as P6H, but with 7th hole */
					/* 4: */
					/* (IOS) PRT = Print one six bit flexo character from AC bits
                        2, 5, 8, 11, 14, 17. */
					/* (5 is undefined) */
					int index = (MAR & 0007000) >> 9;

					if (tx0.io_handlers[index])
						(*tx0.io_handlers[index])();
					tx0.ioh = 1;
				}

				if (((IR & 001) == 00) && ((MAR & 010000) == 010000))
				{	/* (IOS) EX0 through EX7 = operate user's EXternal equipment. */
					switch ((MAR & 0007000) >> 9)
					{
					/* ... */
					}
				}
			}
			break;
		}
	}
	else
	{
		if (((IR != 2) && (IR != 3)) || (tx0.cycle == 2))
			tx0.cycle = 0;
		else
			tx0.cycle = 2;	/* SXA and ADO have an extra cycle 2 */
		switch (IR)
		{
		case 1:		/* STore indeXed */
			indexed_address_eval();
		case 0:		/* STOre */
			tx0_write(MAR, (MBR = AC));
			break;

		case 2:		/* Store indeX in Address */
			if (tx0.cycle)
			{	/* cycle 1 */
				MBR = tx0_read(MAR);
				MBR = (MBR & 0760000) | (XR & 0017777);
			}
			else
			{	/* cycle 2 */
				tx0_write(MAR, MBR);
			}
			break;

		case 3:		/* ADd One */
			if (tx0.cycle)
			{	/* cycle 1 */
				AC = tx0_read(MAR) + 1;

				#if 0
					AC = (AC + (AC >> 18)) & 0777777;	/* propagate carry around */
					if (AC == 0777777)		/* check for -0 (right???) */
						AC = 0;
				#else
					if (AC >= 0777777)
						AC = (AC + 1) & 0777777;
				#endif
			}
			else
			{	/* cycle 2 */
				tx0_write(MAR, (MBR = AC));
			}
			break;

		case 5:		/* Store Lr indeXed */
			indexed_address_eval();
		case 4:		/* Store LR */
			tx0_write(MAR, (MBR = LR));
			break;

		case 6:		/* STore Zero */
			tx0_write(MAR, (MBR = 0));
			break;

		case 9:		/* ADd indeXed */
			indexed_address_eval();
		case 8:		/* ADD */
			MBR = tx0_read(MAR);

			AC = AC + MBR;
			AC = (AC + (AC >> 18)) & 0777777;	/* propagate carry around */

			if (AC == 0777777)		/* check for -0 */
				AC = 0;
			break;

		case 10:	/* LoaD indeX */
			MBR = tx0_read(MAR);
			XR = (MBR & 0017777) | ((MBR >> 4) & 0020000);
			break;

		case 11:	/* AUgment indeX */
			MBR = tx0_read(MAR);

			XR = XR + ((MBR & 0017777) | ((MBR >> 4) & 0020000));
			XR = (XR + (XR >> 14)) & 0037777;	/* propagate carry around */

			//if (XR == 0037777)        /* check for -0 */
			//  XR = 0;
			break;

		case 13:	/* Load Lr indeXed */
			indexed_address_eval();
		case 12:	/* Load LR */
			LR = MBR = tx0_read(MAR);
			break;

		case 15:	/* Load Ac indeXed */
			indexed_address_eval();
		case 14:	/* LoaD Ac */
			AC = MBR = tx0_read(MAR);
			break;

		case 16:	/* TRansfer on Negative */
		case 17:	/* Transfer on ZEro */
		case 18:	/* Transfer and Set indeX */
		case 19:	/* Transfer and IndeX */
		case 20:	/* TRAnsfer */
		case 21:	/* TRansfer indeXed */
		case 22:	/* Transfer on external LeVel */
			break;

		case 24:	/* OPeRate */
		case 25:
		case 26:
		case 27:
		case 28:
		case 29:
		case 30:
		case 31:
			if (((IR & 001) == 00) && ((MAR & 017000) == 004000))
			{	/* Select class instruction */
			}
			else
			{	/* Normal operate class instruction */
				if (((IR & 001) == 00) && ((MAR & 017000) == 003000))
				{	/* (1.1) PEN = set ac bit 0 from light PEN ff, and ac bit 1 from
                        light gun ff.  (ffs contain one if pen or gun saw displayed
                        point.)  Then clear both light pen and light gun ffs */
					/*AC = (AC & 0177777) |?...;*/
					/*... = 0;*/
				}

				if (((IR & 001) == 00) && ((MAR & 017000) == 001000))
					/* (1.1) TAC = transfer TAC into ac (inclusive or) */
					AC |= tx0.tac;

				if (((IR & 001) == 00) && ((MAR & 017000) == 002000))
					/* (1.2) TBR = transfer TBR into mbr (inclusive or) */
					MBR |= tx0.tbr;

				if (((IR & 001) == 00) && ((MAR & 017000) == 006000))
					/* (1.2) RPF = Read Program Flag register into mbr (inclusive or) */
					MBR |= PF << 8;

				if (MAR & 0000040)
					/* (1.2) COM = COMplement ac */
					AC ^= 0777777;

				if ((! (MAR & 0000400)) && (MAR & 0000100))
				{	/* (1.2) XMB = Transfer XR contents to MBR */
					MBR = XR;
					if (XR & 0020000)
						MBR |= 0740000;
				}

				if (MAR & 0000004)
				{
					switch (MAR & 0000003)
					{
					case 0000003:	/* (1.2) And LR and MBR */
						MBR &= LR;
						break;

					case 0000001:	/* (1.3) Or LR into MBR */
						MBR |= LR;
						break;

					default:
						if (LOG)
							logerror("unrecognized instruction");
						break;
					}
				}

				if (((! (MAR & 0000400)) && (MAR & 0000200)) && ((! (MAR & 0000004)) && (MAR & 0000002)))
				{	/* LMB and MBL used simultaneously interchange LR and MBR */
					int tmp = MBR;
					MBR = LR;
					LR = tmp;
				}
				else if ((! (MAR & 0000400)) && (MAR & 0000200))
					/* (1.4) MBL = Transfer MBR contents to LR */
					LR = MBR;
				else if ((! (MAR & 0000004)) && (MAR & 0000002))
					/* (1.4) LMB = Store the contents of the LR in the MBR. */
					MBR = LR;

				if (MAR & 0000020)
					/* (1.5) PAD = Partial ADd mbr to ac */
					AC ^= MBR;

				if (MAR & 0000400)
				{
					switch (MAR & 0000300)
					{
					case 0000000:	/* (1.6) CYR = CYcle ac contents Right one binary
                                        position (AC(17) -> AC(0)) */
						AC = (AC >> 1) | ((AC & 1) << 17);
						break;

					case 0000200:	/* (1.6) CYcle ac contents Right one binary
                                        position (AC(0) unchanged) */
						AC = (AC >> 1) | (AC & 0400000);
						break;

					default:
						if (LOG)
							logerror("unrecognized instruction");
						break;
					}
				}

				if (((IR & 001) == 00) && ((MAR & 017000) == 007000))
					/* (1.6) SPF = Set Program Flag register from mbr */
					PF = (MBR >> 8) & 077;

				if (MAR & 0000010)
				{	/* (1.7?) CRY = Partial ADd the 18 digits of the AC to the
                        corresponding 18 digits of the carry. */
					AC ^= MBR;

					AC = AC + MBR;
					AC = (AC + (AC >> 18)) & 0777777;	/* propagate carry around */

					if (AC == 0777777)		/* check for -0 */
						AC = 0;
				}

				if ((! (MAR & 0000004)) && (MAR & 0000001))
					/* (1.8) MBX = Transfer MBR contents to XR */
					XR = (MBR & 0017777) | ((MBR >> 4) & 0020000);

				if (((IR & 001) == 01) && ((MAR & 017000) == 010000))
					/* (1.8) HLT = HaLT the computer and sound chime */
					tx0.run = 0;
			}
			break;

		default:		/* Illegal */
			/* ... */
			break;
		}
	}
}

/*
    Simulate a pulse on reset line:
    reset most registers and flip-flops, and initialize a few emulator state
    variables.
*/
static void pulse_reset(void)
{
	/* processor registers */
	PC = 0;			/* ??? */
	IR = 0;			/* ??? */
	/*MBR = 0;*/	/* ??? */
	/*MAR = 0;*/	/* ??? */
	/*AC = 0;*/		/* ??? */
	/*LR = 0;*/		/* ??? */

	/* processor state flip-flops */
	tx0.run = 0;		/* ??? */
	tx0.rim = 0;		/* ??? */
	tx0.ioh = 0;		/* ??? */
	tx0.ios = 0;		/* ??? */

	tx0.rim_step = 0;

	/* now, we kindly ask IO devices to reset, too */
	if (tx0.io_reset_callback)
		(*tx0.io_reset_callback)();
}