summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/video/pc_xga.cpp
blob: bc474a81cfb01a1f1f45801133dd84fcad787590 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
// license:BSD-3-Clause
// copyright-holders: Carl

#include "emu.h"
#include "pc_xga.h"


#define VERBOSE (LOG_GENERAL)
#include "logmacro.h"

DEFINE_DEVICE_TYPE(XGA_COPRO,  xga_copro_device,  "xga_copro",  "IBM XGA Coprocessor")
DEFINE_DEVICE_TYPE(OTI111,     oak_oti111_vga_device,  "oti111_vga",  "Oak Technologies Spitfire 64111")

xga_copro_device::xga_copro_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: device_t(mconfig, XGA_COPRO, tag, owner, clock)
	, m_var(TYPE::XGA)
	, m_mem_read_cb(*this)
	, m_mem_write_cb(*this)
{
}

void xga_copro_device::start_command()
{
	switch((m_pelop >> 24) & 15)
	{
		case 11:
			if(m_var == TYPE::OTI111)
			{
				LOG("oak specific textblt\n");
				break;
			}
			[[fallthrough]];
		case 12:
			if(m_var == TYPE::OTI111)
			{
				LOG("oak specific fast pattern copy\n");
				break;
			}
			[[fallthrough]];
		default:
			LOG("invalid pel op step func %d\n", (m_pelop >> 24) & 15);
			break;
		case 2:
			LOG("draw and step read\n");
			break;
		case 3:
			LOG("line draw read\n");
			break;
		case 4:
			LOG("draw and step write\n");
			break;
		case 5:
			LOG("line draw write\n");
			break;
		case 8:
			do_pxblt();
			break;
		case 9:
			LOG("inverting pxblt\n");
			break;
		case 10:
			LOG("area fill pxblt\n");
			break;
	}
}

// Can maps be not byte aligned? XGA manual says they must be 32bit aligned in at least some cases.
u32 xga_copro_device::read_map_pixel(int x, int y, int map)
{
	offs_t addr = m_pelmap_base[map];
	int width = m_pelmap_width[map] + 1;
	int height = m_pelmap_height[map] + 1;
	int endian = m_pelmap_format[map] & 8;
	int wbytes, bits;
	u8 byte;
	if((x > width) || (y > height) || (x < 0) || (y < 0))
		return 0;
	switch(m_pelmap_format[map] & 7)
	{
		case 0:
			wbytes = width / 8;
			addr += y * wbytes;
			addr += x / 8;
			byte = m_mem_read_cb(addr);
			bits = (x % 8) - (endian ? 8 : 0);
			return (byte >> bits) & 1;
		case 1:
			wbytes = width / 4;
			addr += y * wbytes;
			addr += x / 4;
			byte = m_mem_read_cb(addr);
			bits = (x % 4) - (endian ? 4 : 0);
			return (byte >> (bits * 2)) & 3;
		case 2:
			wbytes = width / 2;
			addr += y * wbytes;
			addr += x / 2;
			byte = m_mem_read_cb(addr);
			bits = (x % 2) - (endian ? 2 : 0);
			return (byte >> (bits * 4)) & 0xf;
		case 3:
			wbytes = width;
			addr += y * wbytes;
			addr += x;
			//LOG("r %d %d %d %d %d %x\n",map,width, height,x,y, addr);
			return m_mem_read_cb(addr);
		case 4:
			wbytes = width * 2;
			addr += y * wbytes;
			addr += x * 2;
			if(endian)
				return m_mem_read_cb(addr + 1) | (m_mem_read_cb(addr) << 8);
			return m_mem_read_cb(addr) | (m_mem_read_cb(addr + 1) << 8);
		case 5:
			wbytes = width * 4;
			addr += y * wbytes;
			addr += x * 4;
			if(endian)
				return m_mem_read_cb(addr + 3) | (m_mem_read_cb(addr + 2) << 8) |
						(m_mem_read_cb(addr + 1) << 16) | (m_mem_read_cb(addr) << 24);
			return m_mem_read_cb(addr) | (m_mem_read_cb(addr + 1) << 8) |
					(m_mem_read_cb(addr + 2) << 16) | (m_mem_read_cb(addr + 3) << 24);
	}
	LOG("invalid pixel map mode %d %d\n", map, m_pelmap_format[map] & 7);
	return 0;
}

void xga_copro_device::write_map_pixel(int x, int y, int map, u32 pixel)
{
	offs_t addr = m_pelmap_base[map];
	int width = m_pelmap_width[map] + 1;
	int height = m_pelmap_height[map] + 1;
	int endian = m_pelmap_format[map] & 8;
	int wbytes;
	u8 byte, mask;
	if((x > width) || (y > height) || (x < 0) || (y < 0))
		return;
	switch(m_pelmap_format[map] & 7)
	{
		case 0:
			wbytes = width / 8;
			addr += y * wbytes;
			addr += x / 8;
			byte = m_mem_read_cb(addr);
			mask = 1 << ((x % 8) - (endian ? 8 : 0));
			byte = (byte & ~mask) | ((pixel ? 0xff : 0) & mask);
			m_mem_write_cb(addr, byte);
			break;
		case 1:
			wbytes = width / 4;
			addr += y * wbytes;
			addr += x / 4;
			byte = m_mem_read_cb(addr);
			mask = 3 << (((x % 4) - (endian ? 4 : 0)) * 2);
			byte = (byte & ~mask) | ((pixel ? 0xff : 0) & mask);
			m_mem_write_cb(addr, byte);
			break;
		case 2:
			wbytes = width / 2;
			addr += y * wbytes;
			addr += x / 2;
			byte = m_mem_read_cb(addr);
			mask = 0xf << (((x % 2) - (endian ? 2 : 0)) * 4);
			byte = (byte & ~mask) | ((pixel ? 0xff : 0) & mask);
			m_mem_write_cb(addr, byte);
			break;
		case 3:
			wbytes = width;
			addr += y * wbytes;
			addr += x;
			//LOG("w %d %d %d %d %d %x %x\n",map,width, height,x,y, addr, pixel);
			m_mem_write_cb(addr, (u8)pixel);
			break;
		case 4:
			wbytes = width * 2;
			addr += y * wbytes;
			addr += x * 2;
			if(endian)
			{
				m_mem_write_cb(addr + 1, pixel & 0xff);
				m_mem_write_cb(addr, pixel >> 8);
			}
			else
			{
				m_mem_write_cb(addr, pixel & 0xff);
				m_mem_write_cb(addr + 1, pixel >> 8);
			}
			break;
		case 5:
			wbytes = width * 4;
			addr += y * wbytes;
			addr += x * 4;
			if(endian)
			{
				m_mem_write_cb(addr + 3, pixel & 0xff);
				m_mem_write_cb(addr + 2, pixel >> 8);
				m_mem_write_cb(addr + 1, pixel >> 16);
				m_mem_write_cb(addr, pixel >> 24);
			}
			else
			{
				m_mem_write_cb(addr, pixel & 0xff);
				m_mem_write_cb(addr + 1, pixel >> 8);
				m_mem_write_cb(addr + 2, pixel >> 16);
				m_mem_write_cb(addr + 3, pixel >> 24);
			}
			break;
		default:
			LOG("invalid pixel map mode %d %d\n", map, m_pelmap_format[map] & 7);
			break;
	}
}

u32 xga_copro_device::rop(u32 s, u32 d, u8 op)
{
	if(m_var == TYPE::OTI111)
	{
		switch(op)
		{
			default:
			case 0:
				return 0;
			case 1:
				return ~s & ~d;
			case 2:
				return ~s & d;
			case 3:
				return ~s;
			case 4:
				return s & ~d;
			case 5:
				return ~d;
			case 6:
				return s ^ d;
			case 7:
				return ~s | ~d;
			case 8:
				return s & d;
			case 9:
				return s ^ ~d;
			case 10:
				return d;
			case 11:
				return ~s | d;
			case 12:
				return s;
			case 13:
				return s | ~d;
			case 14:
				return s | d;
			case 15:
				return -1;
		}
	}
	switch(op)
	{
		default:
		case 0:
			return 0;
		case 1:
			return s & d;
		case 2:
			return s & ~d;
		case 3:
			return s;
		case 4:
			return ~s & d;
		case 5:
			return d;
		case 6:
			return s ^ d;
		case 7:
			return s | d;
		case 8:
			return ~s & ~d;
		case 9:
			return s ^ ~d;
		case 10:
			return ~d;
		case 11:
			return s | ~d;
		case 12:
			return ~s;
		case 13:
			return ~s | d;
		case 14:
			return ~s | ~d;
		case 15:
			return -1;
		case 16:
			return std::max(s, d);
		case 17:
			return std::min(s, d);
		case 18:
			return 0; // saturate add
		case 19:
			return 0; // saturate sub d - s
		case 20:
			return 0; // saturate sub s - d
		case 21:
			return 0; // avg
	}
}

void xga_copro_device::do_pxblt()
{
	u8 dir = (m_pelop >> 25) & 2;
	int xstart, xend, xdir, ystart, yend, ydir;
	u8 srcmap = ((m_pelop >> 20) & 0xf) - 1;
	u8 dstmap = ((m_pelop >> 16) & 0xf) - 1;
	u8 patmap = ((m_pelop >> 12) & 0xf) - 1;
	LOG("pxblt src %d pat %d dst %d dim1 %d dim2 %d srcbase %x dstbase %x\n", srcmap+1, dstmap+1, patmap+1, m_opdim1 & 0xfff, m_opdim2 & 0xfff, m_pelmap_base[srcmap+1], m_pelmap_base[dstmap+1]);
	LOG("%d %d %d %d\n", m_srcxaddr & 0xfff, m_srcyaddr & 0xfff, m_dstxaddr & 0xfff, m_dstyaddr & 0xfff);
	if((srcmap > 2) || (dstmap > 2) || ((patmap > 2) && (patmap != 7) && (patmap != 8)))
	{
		LOG("invalid pelmap\n");
		return;
	}
	if(dir & 1)
	{
		ystart = (m_opdim2 & 0xfff) + 1;
		yend = 0;
		ydir = -1;
	}
	else
	{
		ystart = 0;
		yend = (m_opdim2 & 0xfff) + 1;
		ydir = 1;
	}
	if(dir & 2)
	{
		xstart = (m_opdim1 & 0xfff) + 1;
		xend = 0;
		xdir = -1;
	}
	else
	{
		xstart = 0;
		xend = (m_opdim1 & 0xfff) + 1;
		xdir = 1;
	}

	std::function<s16(s16)> dstwrap;
	if(m_var == TYPE::OTI111)
		dstwrap = [](s16 addr) { return addr & 0xfff; };
	else
	{
		dstwrap = [](s16 addr)
		{
			addr = addr & 0x1fff;
			return (addr & 0x1800) == 0x1800 ? addr | 0xf800 : addr;
		};
	}

	for(int y = ystart; y != yend; y += ydir)
	{
		u16 patxaddr = m_patxaddr & 0xfff;
		u16 srcxaddr = m_srcxaddr & 0xfff;
		s16 dstxaddr = dstwrap(m_dstxaddr);
		s16 dstyaddr = dstwrap(m_dstyaddr);
		for(int x = xstart; x != xend; x += xdir)
		{
			u32 src, dst, pat;
			if(patmap < 3)
			{
				pat = read_map_pixel(patxaddr, m_patyaddr & 0xfff, patmap + 1);
				patxaddr += xdir;
			}
			else
				pat = 1; //TODO: generate from source mode
			if(pat)
				src = (((m_pelop >> 28) & 3) == 2) ? read_map_pixel(srcxaddr, m_srcyaddr & 0xfff, srcmap + 1) : m_fcolor;
			else
				src = (((m_pelop >> 30) & 3) == 2) ? read_map_pixel(srcxaddr, m_srcyaddr & 0xfff, srcmap + 1) : m_bcolor;
			srcxaddr += xdir;
			dst = read_map_pixel(dstxaddr, dstyaddr, dstmap + 1);
			dst = (dst & ~m_pelbmask) | (rop(src, dst, pat ? m_fmix : m_bmix) & m_pelbmask);
			write_map_pixel(dstxaddr, dstyaddr, dstmap + 1, dst); // TODO: color compare
			dstxaddr = dstwrap(dstxaddr + xdir);
		}
		m_patyaddr += ydir;
		m_srcyaddr += ydir;
		m_dstyaddr += ydir;
	}
}

u8 xga_copro_device::xga_read(offs_t offset)
{
	switch(offset)
	{
		case 0x12:
			return m_pelmap;
		case 0x14:
			return m_pelmap_base[m_pelmap];
		case 0x15:
			return m_pelmap_base[m_pelmap] >> 8;
		case 0x16:
			return m_pelmap_base[m_pelmap] >> 16;
		case 0x17:
			return m_pelmap_base[m_pelmap] >> 24;
		case 0x18:
			return m_pelmap_width[m_pelmap];
		case 0x19:
			return m_pelmap_width[m_pelmap] >> 8;
		case 0x1a:
			return m_pelmap_height[m_pelmap];
		case 0x1b:
			return m_pelmap_height[m_pelmap] >> 8;
		case 0x1c:
			return m_pelmap_format[m_pelmap];
		case 0x20:
			return m_bresh_err;
		case 0x21:
			return m_bresh_err >> 8;
		case 0x24:
			return m_bresh_k1;
		case 0x25:
			return m_bresh_k1 >> 8;
		case 0x28:
			return m_bresh_k2;
		case 0x29:
			return m_bresh_k2 >> 8;
		case 0x2c:
			return m_dir;
		case 0x2d:
			return m_dir >> 8;
		case 0x2e:
			return m_dir >> 16;
		case 0x2f:
			return m_dir >> 24;
		case 0x48:
			if(m_var == TYPE::OTI111)
				return m_fmix << 4 | m_bmix;
			return m_fmix;
		case 0x49:
			if(m_var == TYPE::OTI111)
				return 0;
			return m_bmix;
		case 0x4a:
			return m_destccc;
		case 0x4c:
			return m_destccv;
		case 0x4d:
			return m_destccv >> 8;
		case 0x4e:
			return m_destccv >> 16;
		case 0x4f:
			return m_destccv >> 24;
		case 0x50:
			return m_pelbmask;
		case 0x51:
			return m_pelbmask >> 8;
		case 0x52:
			return m_pelbmask >> 16;
		case 0x53:
			return m_pelbmask >> 24;
		case 0x54:
			return m_carrychain;
		case 0x55:
			return m_carrychain >> 8;
		case 0x56:
			return m_carrychain >> 16;
		case 0x57:
			return m_carrychain >> 24;
		case 0x58:
			return m_fcolor;
		case 0x59:
			return m_fcolor >> 8;
		case 0x5a:
			return m_fcolor >> 16;
		case 0x5b:
			return m_fcolor >> 24;
		case 0x5c:
			return m_bcolor;
		case 0x5d:
			return m_bcolor >> 8;
		case 0x5e:
			return m_bcolor >> 16;
		case 0x5f:
			return m_bcolor >> 24;
		case 0x60:
			return m_opdim1;
		case 0x61:
			return m_opdim1 >> 8;
		case 0x62:
			return m_opdim2;
		case 0x63:
			return m_opdim2 >> 8;
		case 0x6c:
			return m_maskorigx;
		case 0x6d:
			return m_maskorigx >> 8;
		case 0x6e:
			return m_maskorigy;
		case 0x6f:
			return m_maskorigy >> 8;
		case 0x70:
			return m_srcxaddr;
		case 0x71:
			return m_srcxaddr >> 8;
		case 0x72:
			return m_srcyaddr;
		case 0x73:
			return m_srcyaddr >> 8;
		case 0x74:
			return m_patxaddr;
		case 0x75:
			return m_patxaddr >> 8;
		case 0x76:
			return m_patyaddr;
		case 0x77:
			return m_patyaddr >> 8;
		case 0x78:
			return m_dstxaddr;
		case 0x79:
			return m_dstxaddr >> 8;
		case 0x7a:
			return m_dstyaddr;
		case 0x7b:
			return m_dstyaddr >> 8;
		case 0x7c:
			return m_pelop;
		case 0x7d:
			return m_pelop >> 8;
		case 0x7e:
			return m_pelop >> 16;
		case 0x7f:
			return m_pelop >> 24;
	}
	return 0;
}

void xga_copro_device::xga_write(offs_t offset, u8 data)
{
	switch(offset)
	{
		case 0x12:
			m_pelmap = data & 3;
			break;
		case 0x14:
			m_pelmap_base[m_pelmap] = (m_pelmap_base[m_pelmap] & ~0xff) | data;
			break;
		case 0x15:
			m_pelmap_base[m_pelmap] = (m_pelmap_base[m_pelmap] & ~0xff00) | (data << 8);
			break;
		case 0x16:
			m_pelmap_base[m_pelmap] = (m_pelmap_base[m_pelmap] & ~0xff0000) | (data << 16);
			break;
		case 0x17:
			m_pelmap_base[m_pelmap] = (m_pelmap_base[m_pelmap] & ~0xff000000) | (data << 24);
			break;
		case 0x18:
			m_pelmap_width[m_pelmap] = (m_pelmap_width[m_pelmap] & ~0xff) | data;
			break;
		case 0x19:
			m_pelmap_width[m_pelmap] = (m_pelmap_width[m_pelmap] & ~0xff00) | (data << 8);
			break;
		case 0x1a:
			m_pelmap_height[m_pelmap] = (m_pelmap_height[m_pelmap] & ~0xff) | data;
			break;
		case 0x1b:
			m_pelmap_height[m_pelmap] = (m_pelmap_height[m_pelmap] & ~0xff00) | (data << 8);
			break;
		case 0x1c:
			m_pelmap_format[m_pelmap] = data;
			break;
		case 0x20:
			m_bresh_err = (m_bresh_err & ~0xff) | data;
			break;
		case 0x21:
			m_bresh_err = (m_bresh_err & ~0xff00) | (data << 8);
			break;
		case 0x24:
			m_bresh_k1 = (m_bresh_k1 & ~0xff) | data;
			break;
		case 0x25:
			m_bresh_k1 = (m_bresh_k1 & ~0xff00) | (data << 8);
			break;
		case 0x28:
			m_bresh_k2 = (m_bresh_k2 & ~0xff) | data;
			break;
		case 0x29:
			m_bresh_k2 = (m_bresh_k2 & ~0xff00) | (data << 8);
			break;
		case 0x2c:
			m_dir = (m_dir & ~0xff) | data;
			break;
		case 0x2d:
			m_dir = (m_dir & ~0xff00) | (data << 8);
			break;
		case 0x2e:
			m_dir = (m_dir & ~0xff0000) | (data << 16);
			break;
		case 0x2f:
			m_dir = (m_dir & ~0xff000000) | (data << 24);
			break;
		case 0x48:
			if(m_var == TYPE::OTI111)
			{
				m_fmix = data >> 4;
				m_bmix = data & 0xf;
				break;
			}
			m_fmix = data;
			break;
		case 0x49:
			if(m_var == TYPE::OTI111)
				break;
			m_bmix = data;
			break;
		case 0x4a:
			m_destccc = data;
			break;
		case 0x4c:
			m_destccv = (m_destccv & ~0xff) | data;
			break;
		case 0x4d:
			m_destccv = (m_destccv & ~0xff00) | (data << 8);
			break;
		case 0x4e:
			m_destccv = (m_destccv & ~0xff0000) | (data << 16);
			break;
		case 0x4f:
			m_destccv = (m_destccv & ~0xff000000) | (data << 24);
			break;
		case 0x50:
			m_pelbmask = (m_pelbmask & ~0xff) | data;
			break;
		case 0x51:
			m_pelbmask = (m_pelbmask & ~0xff00) | (data << 8);
			break;
		case 0x52:
			m_pelbmask = (m_pelbmask & ~0xff0000) | (data << 16);
			break;
		case 0x53:
			m_pelbmask = (m_pelbmask & ~0xff000000) | (data << 24);
			break;
		case 0x54:
			m_carrychain = (m_carrychain & ~0xff) | data;
			break;
		case 0x55:
			m_carrychain = (m_carrychain & ~0xff00) | (data << 8);
			break;
		case 0x56:
			m_carrychain = (m_carrychain & ~0xff0000) | (data << 16);
			break;
		case 0x57:
			m_carrychain = (m_carrychain & ~0xff000000) | (data << 24);
			break;
		case 0x58:
			m_fcolor = (m_fcolor & ~0xff) | data;
			break;
		case 0x59:
			m_fcolor = (m_fcolor & ~0xff00) | (data << 8);
			break;
		case 0x5a:
			m_fcolor = (m_fcolor & ~0xff0000) | (data << 16);
			break;
		case 0x5b:
			m_fcolor = (m_fcolor & ~0xff000000) | (data << 24);
			break;
		case 0x5c:
			m_bcolor = (m_bcolor & ~0xff) | data;
			break;
		case 0x5d:
			m_bcolor = (m_bcolor & ~0xff00) | (data << 8);
			break;
		case 0x5e:
			m_bcolor = (m_bcolor & ~0xff0000) | (data << 16);
			break;
		case 0x5f:
			m_bcolor = (m_bcolor & ~0xff000000) | (data << 24);
			break;
		case 0x60:
			m_opdim1 = (m_opdim1 & ~0xff) | data;
			break;
		case 0x61:
			m_opdim1 = (m_opdim1 & ~0xff00) | (data << 8);
			break;
		case 0x62:
			m_opdim2 = (m_opdim2 & ~0xff) | data;
			break;
		case 0x63:
			m_opdim2 = (m_opdim2 & ~0xff00) | (data << 8);
			break;
		case 0x6c:
			m_maskorigx = (m_maskorigx & ~0xff) | data;
			break;
		case 0x6d:
			m_maskorigx = (m_maskorigx & ~0xff00) | (data << 8);
			break;
		case 0x6e:
			m_maskorigy = (m_maskorigy & ~0xff) | data;
			break;
		case 0x6f:
			m_maskorigy = (m_maskorigy & ~0xff00) | (data << 8);
			break;
		case 0x70:
			m_srcxaddr = (m_srcxaddr & ~0xff) | data;
			break;
		case 0x71:
			m_srcxaddr = (m_srcxaddr & ~0xff00) | (data << 8);
			break;
		case 0x72:
			m_srcyaddr = (m_srcyaddr & ~0xff) | data;
			break;
		case 0x73:
			m_srcyaddr = (m_srcyaddr & ~0xff00) | (data << 8);
			break;
		case 0x74:
			m_patxaddr = (m_patxaddr & ~0xff) | data;
			break;
		case 0x75:
			m_patxaddr = (m_patxaddr & ~0xff00) | (data << 8);
			break;
		case 0x76:
			m_patyaddr = (m_patyaddr & ~0xff) | data;
			break;
		case 0x77:
			m_patyaddr = (m_patyaddr & ~0xff00) | (data << 8);
			break;
		case 0x78:
			m_dstxaddr = (m_dstxaddr & ~0xff) | data;
			break;
		case 0x79:
			m_dstxaddr = (m_dstxaddr & ~0xff00) | (data << 8);
			break;
		case 0x7a:
			m_dstyaddr = (m_dstyaddr & ~0xff) | data;
			break;
		case 0x7b:
			m_dstyaddr = (m_dstyaddr & ~0xff00) | (data << 8);
			break;
		case 0x7c:
			m_pelop = (m_pelop & ~0xff) | data;
			break;
		case 0x7d:
			m_pelop = (m_pelop & ~0xff00) | (data << 8);
			break;
		case 0x7e:
			m_pelop = (m_pelop & ~0xff0000) | (data << 16);
			break;
		case 0x7f:
			m_pelop = (m_pelop & ~0xff000000) | (data << 24);
			start_command();
			break;
	}
}

void xga_copro_device::device_start()
{
	m_mem_read_cb.resolve_safe(0);
	m_mem_write_cb.resolve_safe();
}

void xga_copro_device::device_reset()
{
	m_pelmap = 0;
}

oak_oti111_vga_device::oak_oti111_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: svga_device(mconfig, OTI111, tag, owner, clock)
	, m_xga(*this, "xga")
{
}

void oak_oti111_vga_device::device_add_mconfig(machine_config &config)
{
	XGA_COPRO(config, m_xga, 0);
	m_xga->mem_read_callback().set(FUNC(oak_oti111_vga_device::mem_linear_r));
	m_xga->mem_write_callback().set(FUNC(oak_oti111_vga_device::mem_linear_w));
	m_xga->set_type(xga_copro_device::TYPE::OTI111);
}

u8 oak_oti111_vga_device::xga_read(offs_t offset)
{
	switch(offset)
	{
		case 0x13: //fifo status
			return 0xf;
		default:
			return m_xga->xga_read(offset);
	}
	return 0;
}

void oak_oti111_vga_device::xga_write(offs_t offset, u8 data)
{
	m_xga->xga_write(offset, data);
}

void oak_oti111_vga_device::device_start()
{
	svga_device::device_start();
	std::fill(std::begin(m_oak_regs), std::end(m_oak_regs), 0);
}

u8 oak_oti111_vga_device::dac_read(offs_t offset)
{
	if(offset >= 6)
		return vga_device::port_03c0_r(offset);
	return 0;
}

void oak_oti111_vga_device::dac_write(offs_t offset, u8 data)
{
	if(offset >= 6)
		vga_device::port_03c0_w(offset, data);
}


u8 oak_oti111_vga_device::port_03d0_r(offs_t offset)
{
	uint8_t res = 0xff;
	switch(offset)
	{
		case 14:
			return m_oak_idx;
		case 15:
			return m_oak_idx <= 0x3a ? m_oak_regs[m_oak_idx] : 0;
		default:
			if (get_crtc_port() == 0x3d0)
				res = vga_device::port_03d0_r(offset);
			break;
	}

	return res;
}

void oak_oti111_vga_device::port_03d0_w(offs_t offset, uint8_t data)
{
	switch(offset)
	{
		case 14:
			m_oak_idx = data;
			break;
		case 15:
			if(m_oak_idx > 0x3a)
				break;
			m_oak_regs[m_oak_idx] = data;
			switch(m_oak_idx)
			{
				case 0x21:
					svga.rgb8_en = BIT(data, 2);
					break;
				case 0x33:
					vga.crtc.no_wrap = BIT(data, 0);
					break;
			}
			break;
		default:
			if (get_crtc_port() == 0x3d0)
				vga_device::port_03d0_w(offset,data);
			break;
	}
}

uint16_t oak_oti111_vga_device::offset()
{
	uint16_t off = svga_device::offset();

	if (svga.rgb8_en || svga.rgb15_en || svga.rgb16_en || svga.rgb32_en)
		return vga.crtc.offset << 4;  // TODO: there must a register to control this
	else
		return off;
}