1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
|
// license:BSD-3-Clause
// copyright-holders: Angelo Salese
/**************************************************************************************************
Winbond W83787IF / W83787F
'F is the base, 'IF adds IrDA.
Looks similar in design to National PC87306 (including similar reg names)
**************************************************************************************************/
#include "emu.h"
#include "w83787f.h"
#define LOG_WARN (1U << 1)
#define VERBOSE (LOG_GENERAL | LOG_WARN)
//#define LOG_OUTPUT_FUNC osd_printf_info
#include "logmacro.h"
#define LOGWARN(...) LOGMASKED(LOG_WARN, __VA_ARGS__)
DEFINE_DEVICE_TYPE(W83787F, w83787f_device, "w83787f", "National Semiconductor W83787F Super I/O Enhanced Sidewinder Lite")
w83787f_device::w83787f_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
: device_t(mconfig, W83787F, tag, owner, clock)
, device_isa16_card_interface(mconfig, *this)
, device_memory_interface(mconfig, *this)
, m_space_config("superio_config_regs", ENDIANNESS_LITTLE, 8, 8, 0, address_map_constructor(FUNC(w83787f_device::config_map), this))
, m_pc_com(*this, "uart%d", 0U)
, m_pc_lpt(*this, "lpta")
, m_irq1_callback(*this)
, m_irq8_callback(*this)
, m_irq9_callback(*this)
, m_txd1_callback(*this)
, m_ndtr1_callback(*this)
, m_nrts1_callback(*this)
, m_txd2_callback(*this)
, m_ndtr2_callback(*this)
, m_nrts2_callback(*this)
{ }
void w83787f_device::device_start()
{
set_isa_device();
//m_isa->set_dma_channel(0, this, true);
//m_isa->set_dma_channel(1, this, true);
//m_isa->set_dma_channel(2, this, true);
//m_isa->set_dma_channel(3, this, true);
remap(AS_IO, 0, 0x400);
}
void w83787f_device::device_reset()
{
m_locked_state = true;
m_cr1 = 0;
}
device_memory_interface::space_config_vector w83787f_device::memory_space_config() const
{
return space_config_vector {
std::make_pair(0, &m_space_config)
};
}
void w83787f_device::device_add_mconfig(machine_config &config)
{
PC_LPT(config, m_pc_lpt);
m_pc_lpt->irq_handler().set(FUNC(w83787f_device::irq_parallel_w));
NS16550(config, m_pc_com[0], XTAL(1'843'200));
m_pc_com[0]->out_int_callback().set(FUNC(w83787f_device::irq_serial1_w));
m_pc_com[0]->out_tx_callback().set(FUNC(w83787f_device::txd_serial1_w));
m_pc_com[0]->out_dtr_callback().set(FUNC(w83787f_device::dtr_serial1_w));
m_pc_com[0]->out_rts_callback().set(FUNC(w83787f_device::rts_serial1_w));
NS16550(config, m_pc_com[1], XTAL(1'843'200));
m_pc_com[1]->out_int_callback().set(FUNC(w83787f_device::irq_serial2_w));
m_pc_com[1]->out_tx_callback().set(FUNC(w83787f_device::txd_serial2_w));
m_pc_com[1]->out_dtr_callback().set(FUNC(w83787f_device::dtr_serial2_w));
m_pc_com[1]->out_rts_callback().set(FUNC(w83787f_device::rts_serial2_w));
}
void w83787f_device::remap(int space_id, offs_t start, offs_t end)
{
if (space_id == AS_IO)
{
m_isa->install_device(0x0250, 0x0252, read8sm_delegate(*this, FUNC(w83787f_device::read)), write8sm_delegate(*this, FUNC(w83787f_device::write)));
//if (BIT(m_fer, 0))
const u8 lpt_setting = (m_cr1 >> 4) & 3;
if (lpt_setting != 3)
{
const u16 lpt_port[3] = { 0x3bc, 0x278, 0x378 };
const u16 lpt_addr = lpt_port[lpt_setting & 3];
LOG("Map LPT1 to I/O port %04x-%04x\n", lpt_addr, lpt_addr + 3);
m_isa->install_device(lpt_addr, lpt_addr + 3, read8sm_delegate(*m_pc_lpt, FUNC(pc_lpt_device::read)), write8sm_delegate(*m_pc_lpt, FUNC(pc_lpt_device::write)));
}
for (int i = 0; i < 2; i++)
{
const u8 uart_setting = (BIT(m_cr1, 2 + i) >> 1) | (BIT(m_cr1, i));
if (uart_setting != 3)
{
const u16 uart_port[3] = { 0x2e8, 0x3e8, 0x3f8 };
const u16 uart_addr = uart_port[uart_setting & 3] ^ (i ? 0x100 : 0x000);
LOG("Map UART%c to I/O port %04x-%04x\n", i ? 'A' : 'B', uart_addr, uart_addr + 7);
m_isa->install_device(uart_addr, uart_addr + 7, read8sm_delegate(*m_pc_com[i], FUNC(ns16450_device::ins8250_r)), write8sm_delegate(*m_pc_com[i], FUNC(ns16450_device::ins8250_w)));
}
}
}
}
u8 w83787f_device::read(offs_t offset)
{
if (offset != 2 && !machine().side_effects_disabled())
{
LOGWARN("Invalid %s access read\n", offset & 1 ? "EFIR" : "EFIR");
return space().unmap();
}
if (m_locked_state)
return space().unmap();
return space().read_byte(m_index);
}
void w83787f_device::write(offs_t offset, u8 data)
{
switch (offset)
{
// EFER
// TODO: 0x89 with GMRD# pin
case 0: m_locked_state = (data != 0x88); break;
// EFIR
case 1: m_index = data; break;
// EFDR
case 2:
if (!m_locked_state)
space().write_byte(m_index, data);
break;
}
}
// none of these regs have a real naming, they are all CR*
void w83787f_device::config_map(address_map &map)
{
// map(0x00, 0x00) IDE & FDC
map(0x01, 0x01).lrw8(
NAME([this] (offs_t offset) {
return m_cr1;
}),
NAME([this] (offs_t offset, u8 data) {
m_cr1 = data;
remap(AS_IO, 0, 0x400);
})
);
// map(0x02, 0x02) extension adapter mode
// map(0x03, 0x03) game port, UART clocks
// map(0x04, 0x04) game port, UARTA/B power-down tristate
// map(0x05, 0x05) ECP FIFO threshold
// map(0x06, 0x06) 2x / x4 FDD select, FDC power-down tristate, IDE power-down tristate
// map(0x07, 0x07) FDDs type
// map(0x08, 0x08) automatic power-down, FDD write protect
// map(0x09, 0x09) CHIP ID, lock alias, operating mode
// map(0x0a, 0x0a) LPT pins
// map(0x0c, 0x0c) UARTA/B clock source, lock select
// map(0x0d, 0x0d) IrDA select
// map(0x0e, 0x0f) <reserved for test>
// map(0x10, 0x10) GIO0 address select 7-0
// map(0x11, 0x11) GIO0 address select 10-8, GI0 address MODE0-1
// map(0x12, 0x12) GIO1 address select 7-0
// map(0x13, 0x13) GIO1 address select 10-8, GI0 address MODE0-1
// map(0x14, 0x14) GIO0 ddr/mode
// map(0x15, 0x15) GIO1 ddr/mode
}
/*
* Serial
*/
void w83787f_device::irq_serial1_w(int state)
{
if ((m_cr1 & 0x05) == 0x05)
return;
request_irq(3, state ? ASSERT_LINE : CLEAR_LINE);
}
void w83787f_device::irq_serial2_w(int state)
{
if ((m_cr1 & 0x0a) == 0x0a)
return;
request_irq(4, state ? ASSERT_LINE : CLEAR_LINE);
}
void w83787f_device::txd_serial1_w(int state)
{
if ((m_cr1 & 0x05) == 0x05)
return;
m_txd1_callback(state);
}
void w83787f_device::txd_serial2_w(int state)
{
if ((m_cr1 & 0x0a) == 0x0a)
return;
m_txd2_callback(state);
}
void w83787f_device::dtr_serial1_w(int state)
{
if ((m_cr1 & 0x05) == 0x05)
return;
m_ndtr1_callback(state);
}
void w83787f_device::dtr_serial2_w(int state)
{
if ((m_cr1 & 0x0a) == 0x0a)
return;
m_ndtr2_callback(state);
}
void w83787f_device::rts_serial1_w(int state)
{
if ((m_cr1 & 0x05) == 0x05)
return;
m_nrts1_callback(state);
}
void w83787f_device::rts_serial2_w(int state)
{
if ((m_cr1 & 0x0a) == 0x0a)
return;
m_nrts2_callback(state);
}
void w83787f_device::rxd1_w(int state)
{
m_pc_com[0]->rx_w(state);
}
void w83787f_device::ndcd1_w(int state)
{
m_pc_com[0]->dcd_w(state);
}
void w83787f_device::ndsr1_w(int state)
{
m_pc_com[0]->dsr_w(state);
}
void w83787f_device::nri1_w(int state)
{
m_pc_com[0]->ri_w(state);
}
void w83787f_device::ncts1_w(int state)
{
m_pc_com[0]->cts_w(state);
}
void w83787f_device::rxd2_w(int state)
{
m_pc_com[1]->rx_w(state);
}
void w83787f_device::ndcd2_w(int state)
{
m_pc_com[1]->dcd_w(state);
}
void w83787f_device::ndsr2_w(int state)
{
m_pc_com[1]->dsr_w(state);
}
void w83787f_device::nri2_w(int state)
{
m_pc_com[1]->ri_w(state);
}
void w83787f_device::ncts2_w(int state)
{
m_pc_com[1]->cts_w(state);
}
/*
* Parallel
*/
void w83787f_device::irq_parallel_w(int state)
{
if ((m_cr1 & 0x30) == 0x30)
return;
request_irq(5, state ? ASSERT_LINE : CLEAR_LINE);
}
void w83787f_device::request_irq(int irq, int state)
{
switch (irq)
{
case 1:
m_irq1_callback(state);
break;
case 3:
m_isa->irq3_w(state);
break;
case 4:
m_isa->irq4_w(state);
break;
case 5:
m_isa->irq5_w(state);
break;
case 6:
m_isa->irq6_w(state);
break;
case 7:
m_isa->irq7_w(state);
break;
case 8:
m_irq8_callback(state);
break;
case 9:
m_irq9_callback(state);
break;
case 10:
m_isa->irq10_w(state);
break;
case 11:
m_isa->irq11_w(state);
break;
case 12:
m_isa->irq12_w(state);
break;
case 14:
m_isa->irq14_w(state);
break;
case 15:
m_isa->irq15_w(state);
break;
}
}
|