1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
|
// license:BSD-3-Clause
// copyright-holders:Curt Coder
/**********************************************************************
TMS5501 Multifunction Input/Output Controller emulation
**********************************************************************
_____ _____
Vbb 1 |* \_/ | 40 XMT
Vcc 2 | | 39 XI0
Vdd 3 | | 38 XI1
VSS 4 | | 37 XI2
RCV 5 | | 36 XI3
D7 6 | | 35 XI4
D6 7 | | 34 XI5
D5 8 | | 33 XI6
D4 9 | | 32 XI7
D3 10 | | 31 _XO7
D2 11 | TMS5501 | 30 _XO6
D1 12 | | 29 _XO5
D0 13 | | 28 _XO4
A0 14 | | 27 _XO3
A1 15 | | 26 _XO2
A2 16 | | 25 _XO1
A3 17 | | 24 _XO0
CE 18 | | 23 INT
SYNC 19 | | 22 SENS
phi1 20 |_____________| 21 phi2
**********************************************************************/
#ifndef MAME_MACHINE_TMS5501_H
#define MAME_MACHINE_TMS5501_H
#pragma once
//**************************************************************************
// INTERFACE CONFIGURATION MACROS
//**************************************************************************
#define MCFG_TMS5501_IRQ_CALLBACK(_write) \
devcb = &downcast<tms5501_device &>(*device).set_irq_wr_callback(DEVCB_##_write);
#define MCFG_TMS5501_XMT_CALLBACK(_write) \
devcb = &downcast<tms5501_device &>(*device).set_xmt_wr_callback(DEVCB_##_write);
#define MCFG_TMS5501_XI_CALLBACK(_read) \
devcb = &downcast<tms5501_device &>(*device).set_xi_rd_callback(DEVCB_##_read);
#define MCFG_TMS5501_XO_CALLBACK(_write) \
devcb = &downcast<tms5501_device &>(*device).set_xo_wr_callback(DEVCB_##_write);
//**************************************************************************
// TYPE DEFINITIONS
//**************************************************************************
// ======================> tms5501_device
class tms5501_device : public device_t,
public device_serial_interface
{
public:
// construction/destruction
tms5501_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
template <class Object> devcb_base &set_irq_wr_callback(Object &&cb) { return m_write_irq.set_callback(std::forward<Object>(cb)); }
template <class Object> devcb_base &set_xmt_wr_callback(Object &&cb) { return m_write_xmt.set_callback(std::forward<Object>(cb)); }
template <class Object> devcb_base &set_xi_rd_callback(Object &&cb) { return m_read_xi.set_callback(std::forward<Object>(cb)); }
template <class Object> devcb_base &set_xo_wr_callback(Object &&cb) { return m_write_xo.set_callback(std::forward<Object>(cb)); }
DECLARE_WRITE_LINE_MEMBER( rcv_w );
DECLARE_WRITE_LINE_MEMBER( sens_w );
DECLARE_WRITE_LINE_MEMBER( xi7_w );
uint8_t get_vector();
virtual void io_map(address_map &map);
protected:
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr) override;
// device_serial_interface overrides
virtual void tra_callback() override;
virtual void tra_complete() override;
virtual void rcv_complete() override;
private:
enum
{
TIMER_1 = 0,
TIMER_2,
TIMER_3,
TIMER_4,
TIMER_5
};
enum
{
IRQ_TMR1 = 0x01,
IRQ_TMR2 = 0x02,
IRQ_SENS = 0x04,
IRQ_TMR3 = 0x08,
IRQ_RB = 0x10,
IRQ_TB = 0x20,
IRQ_TMR4 = 0x40,
IRQ_TMR5 = 0x80,
IRQ_XI7 = 0x80
};
enum
{
STA_FE = 0x01,
STA_OE = 0x02,
STA_SR = 0x04,
STA_RBL = 0x08,
STA_XBE = 0x10,
STA_IP = 0x20,
STA_FBD = 0x40,
STA_SBD = 0x80
};
enum
{
CMD_RST = 0x01,
CMD_BRK = 0x02,
CMD_XI7 = 0x04,
CMD_IAE = 0x08,
CMD_TST1 = 0x10,
CMD_TST2 = 0x20
};
enum
{
RR_110 = 0x01,
RR_150 = 0x02,
RR_300 = 0x04,
RR_1200 = 0x08,
RR_2400 = 0x10,
RR_4800 = 0x20,
RR_9600 = 0x40,
RR_STOP = 0x80
};
static const uint8_t rst_vector[];
void set_interrupt(uint8_t mask);
void check_interrupt();
devcb_write_line m_write_irq;
devcb_write_line m_write_xmt;
devcb_read8 m_read_xi;
devcb_write8 m_write_xo;
uint8_t m_irq;
uint8_t m_rb;
uint8_t m_sta;
uint8_t m_cmd;
uint8_t m_rr;
uint8_t m_tb;
uint8_t m_mr;
int m_sens;
int m_xi7;
emu_timer *m_timer[5];
DECLARE_READ8_MEMBER( rb_r );
DECLARE_READ8_MEMBER( xi_r );
DECLARE_READ8_MEMBER( rst_r );
DECLARE_READ8_MEMBER( sta_r );
DECLARE_WRITE8_MEMBER( cmd_w );
DECLARE_WRITE8_MEMBER( rr_w );
DECLARE_WRITE8_MEMBER( tb_w );
DECLARE_WRITE8_MEMBER( xo_w );
DECLARE_WRITE8_MEMBER( mr_w );
DECLARE_WRITE8_MEMBER( tmr_w );
};
// device type definition
DECLARE_DEVICE_TYPE(TMS5501, tms5501_device)
#endif // MAME_MACHINE_TMS5501_H
|