1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
// license:BSD-3-Clause
// copyright-holders:Patrick Mackinlay
#ifndef MAME_MACHINE_SUN1_MMU_H
#define MAME_MACHINE_SUN1_MMU_H
#pragma once
#include "cpu/m68000/m68000.h"
class sun1_mmu_device
: public device_t
, public m68000_device::mmu
{
public:
template <unsigned N, typename T> void set_space(T &&tag, int spacenum) { m_space[N].set_tag(std::forward<T>(tag), spacenum); }
enum error_type : unsigned
{
MMU_DEFER = 0, // invalid multibus access
MMU_ERROR = 1, // bus error (system space, segment protection, nonexistent page)
};
auto error() { return m_error.bind(); }
sun1_mmu_device(machine_config const &mconfig, char const *tag, device_t *owner, u32 clock = 0);
// register access
void context_w(u16 data);
u16 segment_r(offs_t offset);
void segment_w(offs_t offset, u16 data, u16 mem_mask);
u16 page_r(offs_t offset);
void page_w(offs_t offset, u16 data, u16 mem_mask);
protected:
// device_t implementation
virtual void device_start() override ATTR_COLD;
virtual void device_reset() override ATTR_COLD;
// m68000_device::mmu implementation
virtual u16 read_program(offs_t addr, u16 mem_mask) override;
virtual void write_program(offs_t addr, u16 data, u16 mem_mask) override;
virtual u16 read_data(offs_t addr, u16 mem_mask) override;
virtual void write_data(offs_t addr, u16 data, u16 mem_mask) override;
virtual u16 read_cpu(offs_t addr, u16 mem_mask) override;
virtual void set_super(bool super) override;
std::optional<std::pair<unsigned, offs_t>> translate(offs_t const address, unsigned const mode);
template <bool Execute> u16 mmu_read(offs_t logical, u16 mem_mask);
void mmu_write(offs_t logical, u16 data, u16 mem_mask);
virtual bool translate(int spacenum, int intention, offs_t &address, address_space *&target_space) override;
private:
required_address_space m_space[4];
devcb_write_line m_error;
memory_access<24, 1, 0, ENDIANNESS_BIG>::specific m_cpu_mem;
memory_access<24, 1, 0, ENDIANNESS_BIG>::specific m_cpu_spc;
// only 20 of the possible 24 memory address lines are connected
memory_access<20, 1, 0, ENDIANNESS_LITTLE>::specific m_bus_mem;
memory_access<16, 1, 0, ENDIANNESS_LITTLE>::specific m_bus_pio;
u16 m_context;
u16 m_segment[16][64];
u16 m_page[1024];
bool m_stall;
bool m_super;
};
DECLARE_DEVICE_TYPE(SUN1_MMU, sun1_mmu_device)
#endif // MAME_MACHINE_SUN1_MMU_H
|