blob: 7e77c60dc03140d7aeda314c007709ee161bae2b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
// license:BSD-3-Clause
// copyright-holders:Tomasz Slanina
#ifndef MAME_MACHINE_SDA2006_H
#define MAME_MACHINE_SDA2006_H
#pragma once
// sda2006_device
class sda2006_device : public device_t,
public device_nvram_interface
{
public:
// construction/destruction
sda2006_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock = XTAL());
// I/O operations
DECLARE_READ_LINE_MEMBER(read_data);
DECLARE_WRITE_LINE_MEMBER(write_data);
DECLARE_WRITE_LINE_MEMBER(write_clock);
DECLARE_WRITE_LINE_MEMBER(write_enable);
protected:
// device-level overrides
virtual void device_validity_check(validity_checker &valid) const override;
virtual void device_start() override;
virtual void device_reset() override;
virtual void nvram_default() override;
virtual bool nvram_read(util::read_stream &file) override;
virtual bool nvram_write(util::write_stream &file) override;
private:
enum {
EEPROM_READ = 0,
EEPROM_WRITE
};
uint8_t m_latch;
uint8_t m_current_address;
uint32_t m_eeprom_state;
uint8_t m_read_stream_pos;
bool m_is_end_o_stream;
uint8_t m_write_stream_length;
uint32_t m_write_stream;
uint8_t m_write_state;
uint8_t m_clock_state;
optional_memory_region m_region;
uint16_t m_eeprom_data[0x20];
};
// device type definition
DECLARE_DEVICE_TYPE(SDA2006, sda2006_device)
#endif // MAME_MACHINE_SDA2006_H
|