1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
// license:BSD-3-Clause
// copyright-holders:Olivier Galibert
#ifndef MAME_MACHINE_PCI_SMBUS_H
#define MAME_MACHINE_PCI_SMBUS_H
#include "pci.h"
#define MCFG_SMBUS_ADD(_tag, _main_id, _revision, _subdevice_id) \
MCFG_PCI_DEVICE_ADD(_tag, SMBUS, _main_id, _revision, 0x0c0500, _subdevice_id)
class smbus_device : public pci_device {
public:
smbus_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
protected:
virtual void device_start() override;
virtual void device_reset() override;
private:
void map(address_map &map);
DECLARE_READ8_MEMBER (hst_sts_r);
DECLARE_WRITE8_MEMBER (hst_sts_w);
DECLARE_READ8_MEMBER (hst_cnt_r);
DECLARE_WRITE8_MEMBER (hst_cnt_w);
DECLARE_READ8_MEMBER (hst_cmd_r);
DECLARE_WRITE8_MEMBER (hst_cmd_w);
DECLARE_READ8_MEMBER (xmit_slva_r);
DECLARE_WRITE8_MEMBER (xmit_slva_w);
DECLARE_READ8_MEMBER (hst_d0_r);
DECLARE_WRITE8_MEMBER (hst_d0_w);
DECLARE_READ8_MEMBER (hst_d1_r);
DECLARE_WRITE8_MEMBER (hst_d1_w);
DECLARE_READ8_MEMBER (host_block_db_r);
DECLARE_WRITE8_MEMBER (host_block_db_w);
DECLARE_READ8_MEMBER (pec_r);
DECLARE_WRITE8_MEMBER (pec_w);
DECLARE_READ8_MEMBER (rcv_slva_r);
DECLARE_WRITE8_MEMBER (rcv_slva_w);
DECLARE_READ16_MEMBER (slv_data_r);
DECLARE_WRITE16_MEMBER(slv_data_w);
DECLARE_READ8_MEMBER (aux_sts_r);
DECLARE_WRITE8_MEMBER (aux_sts_w);
DECLARE_READ8_MEMBER (aux_ctl_r);
DECLARE_WRITE8_MEMBER (aux_ctl_w);
DECLARE_READ8_MEMBER (smlink_pin_ctl_r);
DECLARE_WRITE8_MEMBER (smlink_pin_ctl_w);
DECLARE_READ8_MEMBER (smbus_pin_ctl_r);
DECLARE_WRITE8_MEMBER (smbus_pin_ctl_w);
DECLARE_READ8_MEMBER (slv_sts_r);
DECLARE_WRITE8_MEMBER (slv_sts_w);
DECLARE_READ8_MEMBER (slv_cmd_r);
DECLARE_WRITE8_MEMBER (slv_cmd_w);
DECLARE_READ8_MEMBER (notify_daddr_r);
DECLARE_READ8_MEMBER (notify_dlow_r);
DECLARE_READ8_MEMBER (notify_dhigh_r);
uint16_t slv_data;
uint8_t hst_sts, hst_cnt, hst_cmd, xmit_slva, hst_d0, hst_d1;
uint8_t host_block_db, pec, rcv_slva, aux_sts, aux_ctl;
uint8_t smlink_pin_ctl, smbus_pin_ctl, slv_sts, slv_cmd, notify_daddr, notify_dlow, notify_dhigh;
};
DECLARE_DEVICE_TYPE(SMBUS, smbus_device)
#endif // MAME_MACHINE_PCI_SMBUS_H
|