blob: 11231456f5b82f16a102633575ea34a469870ed6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
// license:BSD-3-Clause
// copyright-holders:F. Ulivi
/**********************************************************************
i3001.h
Intel 3001 Microprogram Control Unit
**********************************************************************
_____ _____
PX4/ 1|* \_/ |40 VCC
PX7/ 2| |39 AC0
PX6/ 3| |38 AC1
PX5/ 4| |37 AC5
SX3/ 5| |36 LD
SX2/ 6| |35 ERA
PR2 7| |34 MA8
SX1/ 8| |33 MA7
PR1 9| DIP40 |32 MA6
SX0/ 10| i3001 |31 MA5
PR0 11| |30 MA4
FC3 12| |29 MA0
FC2 13| |28 MA3
FO/ 14| |27 MA2
FC0 15| |26 MA1
FC1 16| |25 EN
FI/ 17| |24 AC6
ISE 18| |23 AC4
CLK 19| |22 AC3
GND 20|_____________|21 AC2
**********************************************************************/
#ifndef MAME_MACHINE_I3001_H
#define MAME_MACHINE_I3001_H
#pragma once
class i3001_device : public device_t
{
public:
i3001_device(const machine_config &mconfig , const char *tag , device_t *owner , uint32_t clock = 0);
// Mask of valid bits in address
static constexpr uint16_t ADDR_MASK = ((1U << 9) - 1);
// Read current microprogram address (9 bits)
uint16_t addr_r() const { return m_addr; }
// Set Address Control code (7 bits)
void ac_w(uint16_t ac) { m_ac = ac; }
// Set Flag Control code (4 bits)
void fc_w(uint8_t fc);
// Write Flag Input
DECLARE_WRITE_LINE_MEMBER(fi_w) { m_fi = state; }
// Read Flag Output
DECLARE_READ_LINE_MEMBER(fo_r) { return m_fo; }
// Read carry/zero flags
DECLARE_READ_LINE_MEMBER(carry_r) { return m_carry; }
DECLARE_READ_LINE_MEMBER(zero_r) { return m_zero; }
// Output callbacks
auto fo_w() { return m_fo_handler.bind(); }
// Input callbacks
auto px_r() { return m_px_handler.bind(); }
auto sx_r() { return m_sx_handler.bind(); }
// Load address (in real hw address is loaded through PX/SX buses)
void addr_w(uint16_t addr) { m_addr = addr & ADDR_MASK; }
// Clock pulse
DECLARE_WRITE_LINE_MEMBER(clk_w);
protected:
virtual void device_start() override;
private:
devcb_write_line m_fo_handler;
devcb_read8 m_px_handler;
devcb_read8 m_sx_handler;
uint16_t m_addr;
uint8_t m_pr;
uint8_t m_ac;
uint8_t m_fc;
bool m_fi;
bool m_fo;
bool m_carry;
bool m_zero;
bool m_flag;
void update();
static uint8_t get_row(uint16_t addr) { return (addr >> 4); }
static uint8_t get_col(uint16_t addr) { return addr & 0b1111; }
static uint16_t pack_row_col(uint8_t row , uint8_t col) { return ((uint16_t)row << 4) | col; }
};
// device type definition
DECLARE_DEVICE_TYPE(I3001, i3001_device)
#endif /* MAME_MACHINE_I3001_H */
|