summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/generalplus_gpl951xx_rtc.h
blob: 209e25cd37150ea202c929868317088298369955 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
// license:BSD-3-Clause
// copyright-holders:David Haywood
#ifndef MAME_MACHINE_GENERALPLUS_GPL951XX_RTC_H
#define MAME_MACHINE_GENERALPLUS_GPL951XX_RTC_H

#pragma once

#include "machine/timer.h"

class gpl951xx_rtc_device :   public device_t,
						public device_memory_interface
{
public:

	gpl951xx_rtc_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

	void rtc_regs(address_map &map) ATTR_COLD;

	u16 rtc_readdata_r();
	u16 rtc_ready_r();
	void rtc_ctrl_w(u16 data);
	void rtc_addr_w(u16 data);
	void rtc_writedata_w(u16 data);
	void rtc_request_w(u16 data);

protected:
	virtual void device_add_mconfig(machine_config &config) override ATTR_COLD;
	virtual void device_start() override ATTR_COLD;
	virtual void device_reset() override ATTR_COLD;
	virtual space_config_vector memory_space_config() const override;

private:
	const address_space_config      m_space_config;

	inline uint8_t readbyte(offs_t address);
	inline void writebyte(offs_t address, uint8_t data);

	TIMER_DEVICE_CALLBACK_MEMBER(rtc_cb);

	u8 reg00_r();
	u8 reg01_r();
	u8 reg02_r();
	void reg02_w(u8 data);

	u8 reg40_r();
	void reg40_w(u8 data);

	u8 reg50_r();
	void reg50_w(u8 data);

	void loadcnt_w(offs_t offset, u8 data);
	void alarmdat_w(offs_t offset, u8 data);
	u8 timerval_r(offs_t offset);

	u8 m_rtc_addr;
	u8 m_read_dat;
	u8 m_write_dat;

	u8 m_reg02;

	u8 m_reg40;
	u8 m_reg50;

	// these are 48-bit registers
	u64 m_loadcnt;
	u64 m_alarmdat;
	u64 m_timerval; 
};

DECLARE_DEVICE_TYPE(GPL951XX_RTC, gpl951xx_rtc_device)

#endif // MAME_MACHINE_GENERALPLUS_GPL951XX_RTC_H