1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
|
// license:BSD-3-Clause
// copyright-holders:Carl
#ifndef MAME_MACHINE_DP8390_H
#define MAME_MACHINE_DP8390_H
#pragma once
#include "dinetwork.h"
// device stuff
class dp8390_device : public device_t, public device_network_interface
{
public:
auto irq_callback() { return m_irq_cb.bind(); }
auto breq_callback() { return m_breq_cb.bind(); }
auto mem_read_callback() { return m_mem_read_cb.bind(); }
auto mem_write_callback() { return m_mem_write_cb.bind(); }
void remote_write(uint16_t data);
void cs_write(offs_t offset, uint8_t data);
uint16_t remote_read();
uint8_t cs_read(offs_t offset);
DECLARE_WRITE_LINE_MEMBER( dp8390_reset );
void recv_cb(uint8_t *buf, int len) override;
protected:
enum class TYPE {
DP8390D,
RTL8019A
};
// construction/destruction
dp8390_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, const XTAL &clock, TYPE varian, u32 bandwidth);
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
TYPE const m_variant;
private:
devcb_write_line m_irq_cb;
devcb_write_line m_breq_cb;
devcb_read8 m_mem_read_cb;
devcb_write8 m_mem_write_cb;
void set_cr(uint8_t newcr);
void check_dma_complete();
void do_tx();
void check_irq() { m_irq_cb((m_regs.imr & m_regs.isr & 0x7f)?ASSERT_LINE:CLEAR_LINE); }
void recv_overflow();
void stop();
void recv(uint8_t *buf, int len);
int m_reset;
int m_rdma_active;
struct {
uint8_t cr;
uint16_t clda;
uint8_t pstart;
uint8_t pstop;
uint8_t bnry;
uint8_t tsr;
uint8_t tpsr;
uint8_t ncr;
uint8_t fifo;
uint16_t tbcr;
uint8_t isr;
uint16_t crda;
uint16_t rsar;
uint16_t rbcr;
uint8_t rsr;
uint8_t rcr;
uint8_t cntr0;
uint8_t tcr;
uint8_t cntr1;
uint8_t dcr;
uint8_t cntr2;
uint8_t imr;
uint8_t par[6];
uint8_t curr;
uint8_t mar[8];
uint8_t rnpp;
uint8_t lnpp;
uint16_t ac;
} m_regs;
struct {
uint8_t cr9346;
uint8_t bpage;
uint8_t config0;
uint8_t config1;
uint8_t config2;
uint8_t config3;
uint8_t config4;
uint8_t csnsav;
uint8_t intr;
} m_8019regs;
};
class rtl8019a_device : public dp8390_device
{
public:
rtl8019a_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
};
class dp8390d_device : public dp8390_device
{
public:
dp8390d_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
};
// device type definition
DECLARE_DEVICE_TYPE(DP8390D, dp8390d_device)
DECLARE_DEVICE_TYPE(RTL8019A, rtl8019a_device)
#endif // MAME_MACHINE_DP8390_H
|