blob: 1a40a8f390dcb0182a39f041b5e191754deef5d1 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
// license:BSD-3-Clause
// copyright-holders:smf
#ifndef MAME_DEVICES_MACHINE_BANKDEV_H
#define MAME_DEVICES_MACHINE_BANKDEV_H
#pragma once
#define MCFG_ADDRESS_MAP_BANK_ENDIANNESS(_endianness) \
downcast<address_map_bank_device &>(*device).set_endianness(_endianness);
#define MCFG_ADDRESS_MAP_BANK_DATA_WIDTH(_data_width) \
downcast<address_map_bank_device &>(*device).set_data_width(_data_width);
#define MCFG_ADDRESS_MAP_BANK_ADDR_WIDTH(_addr_width) \
downcast<address_map_bank_device &>(*device).set_addr_width(_addr_width);
#define MCFG_ADDRESS_MAP_BANK_STRIDE(_stride) \
downcast<address_map_bank_device &>(*device).set_stride(_stride);
class address_map_bank_device :
public device_t,
public device_memory_interface
{
public:
// construction/destruction
address_map_bank_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
// configuration helpers
void set_endianness(endianness_t endianness) { m_endianness = endianness; }
void set_data_width(uint8_t data_width) { m_data_width = data_width; }
void set_addr_width(uint8_t addr_width) { m_addr_width = addr_width; }
void set_stride(uint32_t stride) { m_stride = stride; }
void amap8(address_map &map);
void amap16(address_map &map);
void amap32(address_map &map);
void amap64(address_map &map);
DECLARE_WRITE8_MEMBER(write8);
DECLARE_WRITE16_MEMBER(write16);
DECLARE_WRITE32_MEMBER(write32);
DECLARE_WRITE64_MEMBER(write64);
DECLARE_READ8_MEMBER(read8);
DECLARE_READ16_MEMBER(read16);
DECLARE_READ32_MEMBER(read32);
DECLARE_READ64_MEMBER(read64);
void set_bank(offs_t offset);
protected:
virtual void device_start() override;
virtual void device_config_complete() override;
// device_memory_interface overrides
virtual space_config_vector memory_space_config() const override;
private:
// internal state
endianness_t m_endianness;
uint8_t m_data_width;
uint8_t m_addr_width;
uint32_t m_stride;
address_space_config m_program_config;
address_space *m_program;
offs_t m_offset;
};
// device type definition
DECLARE_DEVICE_TYPE(ADDRESS_MAP_BANK, address_map_bank_device)
#endif // MAME_DEVICES_MACHINE_BANKDEV_H
|