1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
|
// license:BSD-3-Clause
// copyright-holders:Philip Bennett
/*********************************************************************
53c7xx.h
NCR 53C700 SCSI I/O Processor
*********************************************************************/
#ifndef MAME_MACHINE_53C7XX_H
#define MAME_MACHINE_53C7XX_H
#pragma once
#include "machine/nscsi_bus.h"
class ncr53c7xx_device : public nscsi_device, public nscsi_slot_card_interface, public device_execute_interface
{
public:
// construction/destruction
ncr53c7xx_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
// static configuration helpers
auto irq_handler() { return m_irq_handler.bind(); }
auto host_write() { return m_host_write.bind(); }
auto host_read() { return m_host_read.bind(); }
// our API
uint32_t read(offs_t offset, uint32_t mem_mask = ~0);
void write(offs_t offset, uint32_t data, uint32_t mem_mask = ~0);
protected:
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
virtual void execute_run() override;
TIMER_CALLBACK_MEMBER(step_timer);
int m_icount;
private:
enum
{
STATE_MASK = 0x00ff,
SUB_SHIFT = 8,
SUB_MASK = 0xff00
};
enum
{
MODE_I,
MODE_T,
MODE_D
};
enum scsi_state
{
IDLE,
FINISHED,
ARBITRATE_WAIT_FREE,
ARBITRATE_CHECK_FREE,
ARBITRATE_EXAMINE_BUS,
ARBITRATE_SELECT_DEST,
ARBITRATE_ASSERT_SEL,
ARBITRATE_RELEASE_BSY,
ARBITRATE_DESKEW_WAIT,
SELECT,
SELECT_COMPLETE,
INIT_XFER,
INIT_XFER_WAIT_REQ,
INIT_XFER_SEND_BYTE,
INIT_XFER_RECV_PAD,
INIT_XFER_RECV_BYTE_ACK,
INIT_XFER_RECV_BYTE_NACK,
SEND_WAIT_REQ_0,
SEND_WAIT_SETTLE,
RECV_WAIT_SETTLE,
RECV_WAIT_REQ_0,
RECV_WAIT_REQ_1
};
void update_irqs();
void set_scsi_state(int state);
void delay(const attotime &delay);
void scsi_ctrl_changed() override;
void send_byte();
void recv_byte();
void step(bool timeout);
enum scripts_state
{
SCRIPTS_IDLE,
SCRIPTS_WAIT_MANUAL_START,
SCRIPTS_FETCH,
SCRIPTS_EXECUTE
};
void set_scripts_state(scripts_state state);
void scripts_yield();
void scripts_decode_bm(void);
void scripts_decode_io(void);
void scripts_decode_tc(void);
void bm_t_move();
void bm_i_move();
void bm_i_wmov();
void io_t_reselect();
void io_t_disconnect();
void io_t_waitselect();
void io_t_set();
void io_t_clear();
void io_i_select();
void io_i_waitdisconnect();
void io_i_waitreselect();
void io_i_set();
void io_i_clear();
void tc_jump();
void tc_call();
void tc_return();
void tc_int();
void illegal();
std::string disassemble_scripts();
// SCSI registers
uint8_t m_scntl[2];
uint8_t m_sdid;
uint8_t m_sien;
uint8_t m_scid;
uint8_t m_sxfer;
uint8_t m_sodl;
uint8_t m_socl;
uint8_t m_sfbr;
uint8_t m_sidl;
uint8_t m_sbdl;
uint8_t m_sbcl;
uint8_t m_dstat;
uint8_t m_sstat[3];
uint8_t m_ctest[8];
uint32_t m_temp;
uint8_t m_dfifo;
uint8_t m_istat;
uint32_t m_dbc;
uint8_t m_dcmd;
uint32_t m_dnad;
uint32_t m_dsp;
uint32_t m_dsps;
uint8_t m_dmode;
uint8_t m_dien;
uint8_t m_dwt;
uint8_t m_dcntl;
// other state
int m_scsi_state;
bool m_connected;
bool m_finished;
uint8_t m_last_data;
uint32_t m_xfr_phase;
emu_timer *m_tm;
int m_scripts_state;
//int m_scripts_substate;
void (ncr53c7xx_device::*m_scripts_op)();
// callbacks
devcb_write_line m_irq_handler;
devcb_write32 m_host_write;
devcb_read32 m_host_read;
};
// device type definition
DECLARE_DEVICE_TYPE(NCR53C7XX, ncr53c7xx_device)
#endif // MAME_MACHINE_53C7XX_H
|