1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
|
// license:GPL-2.0+
// copyright-holders:Segher Boessenkool, David Haywood
/*****************************************************************************
SunPlus µ'nSP disassembler
Copyright 2008-2017 Segher Boessenkool <segher@kernel.crashing.org>
Licensed under the terms of the GNU GPL, version 2
http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt
*****************************************************************************/
#include "emu.h"
#include "unspdasm.h"
offs_t unsp_disassembler::disassemble_extended_group(std::ostream& stream, offs_t pc, uint16_t op, uint16_t ximm, const data_buffer& opcodes)
{
// shouldn't get here anyway
int len = 1;
util::stream_format(stream, "<UNKNOWN EXTENDED>");
return UNSP_DASM_OK;
}
offs_t unsp_20_disassembler::disassemble_extended_group(std::ostream& stream, offs_t pc, uint16_t op, uint16_t ximm,const data_buffer &opcodes)
{
uint32_t len = 2;
switch ((ximm & 0x01f0) >> 4)
{
case 0x00: case 0x10:
{
// Ext Register Ra = Ra op Rb
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rb = (op & 0x000f) >> 0;
uint8_t ra = (op & 0x0e00) >> 9;
ra |= (op & 0x0100) >> 5;
util::stream_format(stream, "(Ext) %s = %s %s %s", (ra & 0x8) ? extregs[ra & 0x7] : regs[ra & 0x7]
, (ra & 0x8) ? extregs[ra & 0x7] : regs[ra & 0x7]
, aluops[aluop]
, (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]);
return UNSP_DASM_OK;
}
case 0x02:
{
// Ext Push/Pop
if (op & 0x8000)
{
uint8_t rb = (op & 0x000f) >> 0;
uint8_t size = (op & 0x7000) >> 12;
uint8_t rx = (op & 0x0e00) >> 9;
if (rx+1 >= size && rx < size+7)
util::stream_format(stream, "(Ext) push %s, %s to [%s]",
extregs[rx+1-size], extregs[rx], (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]);
else
util::stream_format(stream, "(Ext) push <BAD>");
}
else
{
uint8_t rb = (op & 0x000f) >> 0;
uint8_t size = (op & 0x7000) >> 12;
uint8_t rx = (op & 0x0e00) >> 9;
if (rx+1 < 8 && rx+size < 8)
util::stream_format(stream, "(Ext) pop %s, %s from [%s]",
extregs[rx+1], extregs[rx+size], (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]);
else
util::stream_format(stream, "(Ext) pop <BAD>");
}
return UNSP_DASM_OK;
}
case 0x04: case 0x14:
{
// Ra=Rb op IMM16
len = 3;
uint16_t imm16_2 = opcodes.r16(pc + 2);
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rb = (op & 0x000f) >> 0;
uint8_t ra = (op & 0x0e00) >> 9;
ra |= (op & 0x0100) >> 5;
util::stream_format(stream, "(Ext) %s = %s %s %04x", (ra & 0x8) ? extregs[ra & 0x7] : regs[ra & 0x7]
, (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]
, aluops[aluop]
, imm16_2);
return UNSP_DASM_OK;
}
case 0x06:
case 0x16:
{
// Ra=Rb op [A16]
len = 3;
uint16_t imm16_2 = opcodes.r16(pc + 2);
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rb = (op & 0x000f) >> 0;
uint8_t ra = (op & 0x0e00) >> 9;
ra |= (op & 0x0100) >> 5;
util::stream_format(stream, "(Ext) %s = %s %s [%04x]", (ra & 0x8) ? extregs[ra & 0x7] : regs[ra & 0x7]
, (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]
, aluops[aluop]
, imm16_2);
return UNSP_DASM_OK;
}
case 0x07:
case 0x17:
{
//[A16] = Ra op Rb
len = 3;
uint16_t imm16_2 = opcodes.r16(pc + 2);
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rb = (op & 0x000f) >> 0;
uint8_t ra = (op & 0x0e00) >> 9;
ra |= (op & 0x0100) >> 5;
util::stream_format(stream, "(Ext) [0x4x] = %s %s %s", imm16_2
, (ra & 0x8) ? extregs[ra & 0x7] : regs[ra & 0x7]
, aluops[aluop]
, (rb & 0x8) ? extregs[rb & 0x7] : regs[rb & 0x7]);
return UNSP_DASM_OK;
}
case 0x08: case 0x09:
{
// Ext Indirect Rx=Rx op [Ry@]
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t ry = (op & 0x0007) >> 0;
uint8_t form = (op & 0x0018) >> 3;
uint8_t rx = (op & 0x0e00) >> 9;
util::stream_format(stream, "(Ext) %s=%s %s", extregs[rx], extregs[rx], aluops[aluop]);
util::stream_format(stream, forms[form], extregs[ry]);
return UNSP_DASM_OK;
}
case 0x0a: case 0x0b:
{
// Ext DS_Indirect Rx=Rx op ds:[Ry@]
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t ry = (op & 0x0007) >> 0;
uint8_t form = (op & 0x0018) >> 3;
uint8_t rx = (op & 0x0e00) >> 9;
util::stream_format(stream, "(Ext) %s=%s %s ds:", extregs[rx], extregs[rx], aluops[aluop]);
util::stream_format(stream, forms[form], extregs[ry]);
return UNSP_DASM_OK;
}
case 0x18: case 0x19: case 0x1a: case 0x1b:
{
// Ext IM6 Rx=Rx op IM6
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rx = (op & 0x0e00) >> 9;
uint8_t imm6 = (op & 0x003f) >> 0;
util::stream_format(stream, "(Ext) %s=%s %s %02x", extregs[rx], extregs[rx], aluops[aluop], imm6 );
return UNSP_DASM_OK;
}
case 0x0c: case 0x0d: case 0x0e: case 0x0f:
{
// Ext Base+Disp6 Rx=Rx op [BP+IM6]
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rx = (op & 0x0e00) >> 9;
uint8_t imm6 = (op & 0x003f) >> 0;
util::stream_format(stream, "(Ext) %s=%s %s [BP+%02x]", extregs[rx], extregs[rx], aluops[aluop], imm6 );
return UNSP_DASM_OK;
}
case 0x1c: case 0x1d: case 0x1e: case 0x1f:
{
// Ext A6 Rx=Rx op [A6]
uint8_t aluop = (op & 0xf000) >> 12;
uint8_t rx = (op & 0x0e00) >> 9;
uint8_t a6 = (op & 0x003f) >> 0;
util::stream_format(stream, "(Ext) %s=%s %s [%02x]", extregs[rx], extregs[rx], aluops[aluop], a6 );
return UNSP_DASM_OK;
}
}
util::stream_format(stream, "<UNKNOWN EXTENDED>");
return UNSP_DASM_OK;
}
|