summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/sh/sh_cmt.h
blob: 0407f71c06e6977007dbe6cbf5f7aebbc2bc2ddc (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
// license:BSD-3-Clause
// copyright-holders:Olivier Galibert
/***************************************************************************

    sh_cmt.h

    SH Compare/Match timer subsystem


***************************************************************************/

#ifndef MAME_CPU_SH_SH_CMT_H
#define MAME_CPU_SH_SH_CMT_H

#pragma once

class sh7042_device;
class sh_intc_device;

class sh_cmt_device : public device_t {
public:
	sh_cmt_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock = 0);

	template<typename T, typename U> sh_cmt_device(const machine_config &mconfig, const char *tag, device_t *owner,
												   T &&cpu, U &&intc, int vect0, int vect1) :
		sh_cmt_device(mconfig, tag, owner)
	{
		m_cpu.set_tag(std::forward<T>(cpu));
		m_intc.set_tag(std::forward<U>(intc));
		m_intc_vector[0] = vect0;
		m_intc_vector[1] = vect1;
	}

	u64 internal_update(u64 current_time);

	u16 cmstr_r();
	void cmstr_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcsr0_r();
	void cmcsr0_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcnt0_r();
	void cmcnt0_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcor0_r();
	void cmcor0_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcsr1_r();
	void cmcsr1_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcnt1_r();
	void cmcnt1_w(offs_t, u16 data, u16 mem_mask);
	u16 cmcor1_r();
	void cmcor1_w(offs_t, u16 data, u16 mem_mask);

protected:
	required_device<sh7042_device> m_cpu;
	required_device<sh_intc_device> m_intc;
	std::array<u64, 2> m_next_event;
	std::array<int, 2> m_intc_vector;
	u16 m_str;
	std::array<u16, 2> m_csr;
	std::array<u16, 2> m_cnt;
	std::array<u16, 2> m_cor;

	virtual void device_start() override;
	virtual void device_reset() override;

	void csr_w(int reg, u16 data, u16 mem_mask);
	void cnt_w(int reg, u16 data, u16 mem_mask);
	void cor_w(int reg, u16 data, u16 mem_mask);

	void clock_start(int clk);
	void compute_next_event(int clk);
	void cnt_update(int clk, u64 current_time);
};

DECLARE_DEVICE_TYPE(SH_CMT, sh_cmt_device)

#endif // MAME_CPU_SH_SH_CMT_H