blob: c2b5c81f7a6c6f7047d0f0a820c4ccc0f667671c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
// license:BSD-3-Clause
// copyright-holders:AJR
#ifndef MAME_CPU_RII_RIIDASM_H
#define MAME_CPU_RII_RIIDASM_H
#pragma once
class riscii_disassembler : public util::disasm_interface
{
protected:
// construction/destruction
riscii_disassembler(const char *const regs[]);
// disassembler overrides
virtual u32 opcode_alignment() const override;
virtual offs_t disassemble(std::ostream &stream, offs_t pc, const data_buffer &opcodes, const data_buffer ¶ms) override;
private:
static const char *const s_regs[0x60];
// internal helpers
void format_register(std::ostream &stream, u8 reg) const;
void format_immediate(std::ostream &stream, u8 data) const;
void format_address(std::ostream &stream, u32 dst) const;
// register names
const char *const *m_regs;
};
class epg3231_disassembler : public riscii_disassembler
{
public:
epg3231_disassembler() : riscii_disassembler(s_regs) { }
private:
static const char *const s_regs[0x60];
};
#endif // MAME_CPU_RII_RIIDASM_H
|