1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
|
// license:BSD-3-Clause
// copyright-holders:smf
/*
* PlayStation Serial I/O emulator
*
* Copyright 2003-2011 smf
*
*/
#include "emu.h"
#include "sio.h"
#define LOG_TIMER (1U << 1)
#define VERBOSE ( 0 )
#include "logmacro.h"
DEFINE_DEVICE_TYPE(PSX_SIO0, psxsio0_device, "psxsio0", "Sony PSX SIO-0")
DEFINE_DEVICE_TYPE(PSX_SIO1, psxsio1_device, "psxsio1", "Sony PSX SIO-1")
psxsio0_device::psxsio0_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
psxsio_device(mconfig, PSX_SIO0, tag, owner, clock)
{
}
psxsio1_device::psxsio1_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
psxsio_device(mconfig, PSX_SIO1, tag, owner, clock)
{
}
psxsio_device::psxsio_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock) :
device_t(mconfig, type, tag, owner, clock),
m_status(SIO_STATUS_TX_EMPTY | SIO_STATUS_TX_RDY), m_mode(0), m_control(0), m_baud(0),
m_rxd(1), m_tx_data(0), m_rx_data(0), m_tx_shift(0), m_rx_shift(0), m_tx_bits(0), m_rx_bits(0), m_timer(nullptr),
m_irq_handler(*this),
m_sck_handler(*this),
m_txd_handler(*this),
m_dtr_handler(*this),
m_rts_handler(*this)
{
}
void psxsio_device::device_post_load()
{
sio_timer_adjust();
}
void psxsio_device::device_start()
{
m_timer = timer_alloc(FUNC( psxsio_device::sio_tick ), this);
m_mode = 0;
m_control = 0;
m_baud = 0;
m_rx_data = 0;
m_tx_data = 0;
m_rx_shift = 0;
m_tx_shift = 0;
m_rx_bits = 0;
m_tx_bits = 0;
save_item(NAME(m_status));
save_item(NAME(m_mode));
save_item(NAME(m_control));
save_item(NAME(m_baud));
save_item(NAME(m_rxd));
save_item(NAME(m_rx_data));
save_item(NAME(m_tx_data));
save_item(NAME(m_rx_shift));
save_item(NAME(m_tx_shift));
save_item(NAME(m_rx_bits));
save_item(NAME(m_tx_bits));
}
void psxsio_device::sio_interrupt()
{
LOG("sio_interrupt\n");
m_status |= SIO_STATUS_IRQ;
m_irq_handler(1);
}
void psxsio_device::sio_timer_adjust()
{
attotime n_time;
if( ( m_status & SIO_STATUS_TX_EMPTY ) == 0 || m_tx_bits != 0 )
{
int n_prescaler;
switch( m_mode & 3 )
{
case 1:
n_prescaler = 1;
break;
case 2:
n_prescaler = 16;
break;
case 3:
n_prescaler = 64;
break;
default:
n_prescaler = 0;
break;
}
if( m_baud != 0 && n_prescaler != 0 )
{
n_time = attotime::from_hz(33868800) * (n_prescaler * m_baud);
LOGMASKED( LOG_TIMER, "sio_timer_adjust = %s ( %d x %d )\n", n_time.as_string(), n_prescaler, m_baud );
}
else
{
n_time = attotime::never;
logerror( "sio_timer_adjust invalid baud rate ( %d x %d )\n", n_prescaler, m_baud );
}
}
else
{
n_time = attotime::never;
LOG( "sio_timer_adjust finished\n" );
}
m_timer->adjust( n_time );
}
TIMER_CALLBACK_MEMBER( psxsio_device::sio_tick )
{
LOGMASKED( LOG_TIMER, "sio tick\n" );
if( m_tx_bits == 0 &&
( m_control & SIO_CONTROL_TX_ENA ) != 0 &&
( m_status & SIO_STATUS_TX_EMPTY ) == 0 )
{
m_tx_bits = 8;
m_tx_shift = m_tx_data;
if( type() == PSX_SIO0 )
{
m_rx_bits = 8;
m_rx_shift = 0;
}
m_status |= SIO_STATUS_TX_EMPTY;
m_status |= SIO_STATUS_TX_RDY;
}
if( m_tx_bits != 0 )
{
if( type() == PSX_SIO0 )
{
m_sck_handler(0);
}
m_txd_handler( m_tx_shift & 1 );
m_tx_shift >>= 1;
m_tx_bits--;
if( type() == PSX_SIO0 )
{
m_sck_handler(1);
}
if( m_tx_bits == 0 &&
( m_control & SIO_CONTROL_TX_IENA ) != 0 )
{
sio_interrupt();
}
}
if( m_rx_bits != 0 )
{
m_rx_shift = ( m_rx_shift >> 1 ) | ( m_rxd << 7 );
m_rx_bits--;
if( m_rx_bits == 0 )
{
if( ( m_status & SIO_STATUS_RX_RDY ) != 0 )
{
m_status |= SIO_STATUS_OVERRUN;
}
else
{
m_rx_data = m_rx_shift;
m_status |= SIO_STATUS_RX_RDY;
}
if( ( m_control & SIO_CONTROL_RX_IENA ) != 0 )
{
sio_interrupt();
}
}
}
sio_timer_adjust();
}
void psxsio_device::write(offs_t offset, uint32_t data, uint32_t mem_mask)
{
switch( offset % 4 )
{
case 0:
LOG( "%s: psx_sio_w data %02x (%08x)\n", machine().describe_context(), data, mem_mask );
m_tx_data = data;
m_status &= ~( SIO_STATUS_TX_RDY );
m_status &= ~( SIO_STATUS_TX_EMPTY );
sio_timer_adjust();
break;
case 1:
logerror( "%s: psx_sio_w( %08x, %08x, %08x )\n", machine().describe_context(), offset, data, mem_mask );
break;
case 2:
if( ACCESSING_BITS_0_15 )
{
m_mode = data & 0xffff;
LOG( "%s: psx_sio_w mode %04x\n", machine().describe_context(), data & 0xffff );
}
if( ACCESSING_BITS_16_31 )
{
LOG( "%s: psx_sio_w control %04x\n", machine().describe_context(), data >> 16 );
m_control = data >> 16;
if( ( m_control & SIO_CONTROL_RESET ) != 0 )
{
LOG( "%s: psx_sio_w reset\n", machine().describe_context() );
m_status |= SIO_STATUS_TX_EMPTY | SIO_STATUS_TX_RDY;
m_status &= ~( SIO_STATUS_RX_RDY | SIO_STATUS_OVERRUN | SIO_STATUS_IRQ );
m_irq_handler(0);
// toggle DTR to reset controllers, Star Ocean 2, at least, requires it
// the precise mechanism of the reset is unknown
// maybe it's related to the bottom 2 bits of control which are usually set
m_dtr_handler(0);
m_dtr_handler(1);
m_tx_bits = 0;
m_rx_bits = 0;
m_txd_handler(1);
}
if( ( m_control & SIO_CONTROL_IACK ) != 0 )
{
LOG( "%s: psx_sio_w iack\n", machine().describe_context() );
m_status &= ~( SIO_STATUS_IRQ );
m_control &= ~( SIO_CONTROL_IACK );
m_irq_handler(0);
}
if( ( m_control & SIO_CONTROL_DTR ) != 0 )
{
m_dtr_handler(0);
}
else
{
m_dtr_handler(1);
}
}
break;
case 3:
if( ACCESSING_BITS_0_15 )
{
logerror( "%s: psx_sio_w( %08x, %08x, %08x )\n", machine().describe_context(), offset, data, mem_mask );
}
if( ACCESSING_BITS_16_31 )
{
m_baud = data >> 16;
LOG( "%s: psx_sio_w baud %04x\n", machine().describe_context(), data >> 16 );
}
break;
default:
logerror( "%s: psx_sio_w( %08x, %08x, %08x )\n", machine().describe_context(), offset, data, mem_mask );
break;
}
}
uint32_t psxsio_device::read(offs_t offset, uint32_t mem_mask)
{
uint32_t data;
switch( offset % 4 )
{
case 0:
data = m_rx_data;
m_status &= ~( SIO_STATUS_RX_RDY );
m_rx_data = 0xff;
LOG( "%s: psx_sio_r data %02x (%08x)\n", machine().describe_context(), data, mem_mask );
break;
case 1:
data = m_status;
if( ACCESSING_BITS_0_15 )
{
LOG( "%s: psx_sio_r status %04x\n", machine().describe_context(), data & 0xffff );
}
if( ACCESSING_BITS_16_31 )
{
logerror( "%s: psx_sio_r( %08x, %08x ) %08x\n", machine().describe_context(), offset, mem_mask, data );
}
break;
case 2:
data = ( m_control << 16 ) | m_mode;
if( ACCESSING_BITS_0_15 )
{
LOG( "%s: psx_sio_r mode %04x\n", machine().describe_context(), data & 0xffff );
}
if( ACCESSING_BITS_16_31 )
{
LOG( "%s: psx_sio_r control %04x\n", machine().describe_context(), data >> 16 );
}
break;
case 3:
data = m_baud << 16;
if( ACCESSING_BITS_0_15 )
{
logerror( "%s: psx_sio_r( %08x, %08x ) %08x\n", machine().describe_context(), offset, mem_mask, data );
}
if( ACCESSING_BITS_16_31 )
{
LOG( "%s: psx_sio_r baud %04x\n", machine().describe_context(), data >> 16 );
}
break;
default:
data = 0;
logerror( "%s: psx_sio_r( %08x, %08x ) %08x\n", machine().describe_context(), offset, mem_mask, data );
break;
}
return data;
}
void psxsio_device::write_rxd(int state)
{
m_rxd = state;
}
void psxsio_device::write_dsr(int state)
{
if (state)
{
m_status &= ~SIO_STATUS_DSR;
}
else if ((m_status & SIO_STATUS_DSR) == 0)
{
m_status |= SIO_STATUS_DSR;
if( ( m_control & SIO_CONTROL_DSR_IENA ) != 0 )
{
sio_interrupt();
}
}
}
|