summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/melps4/melps4d.cpp
blob: cb677ed3a416dbd875a5c3dda80c28e06cba8b44 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
// license:BSD-3-Clause
// copyright-holders:hap
/*

  Mitsubishi MELPS 4 MCU family disassembler

  Not counting the extra opcodes for peripherals (eg. timers, A/D),
  each MCU in the series has small differences in the opcode map.

*/

#include "emu.h"
#include "melps4d.h"


// common lookup tables

enum e_mnemonics : unsigned
{
	mILL,
	mTAB, mTBA, mTAY, mTYA, mTEAB, mTABE, mTEPA, mTXA, mTAX,
	mLXY, mLZ, mINY, mDEY, mLCPS, mSADR,
	mTAM, mXAM, mXAMD, mXAMI,
	mLA, mAM, mAMC, mAMCS, mA, mSC, mRC, mSZC, mCMA, mRL, mRR,
	mSB, mRB, mSZB, mSEAM, mSEY,
	mTLA, mTHA, mTAJ, mXAL, mXAH, mLC7, mDEC, mSHL, mRHL, mCPA, mCPAS, mCPAE, mSZJ,
	mT1AB, mTRAB, mT2AB, mTAB1, mTABR, mTAB2, mTVA, mTWA, mSNZ1, mSNZ2,
	mBA, mSP, mB, mBM, mRT, mRTS, mRTI,
	mCLD, mCLS, mCLDS, mSD, mRD, mSZD, mOSAB, mOSPA, mOSE, mIAS, mOFA, mIAF, mOGA, mIAK, mSZK, mSU, mRU,
	mEI, mDI, mINTH, mINTL, mNOP
};

const char *const melps4_disassembler::s_name[] =
{
	"?",
	"TAB", "TBA", "TAY", "TYA", "TEAB", "TABE", "TEPA", "TXA", "TAX",
	"LXY", "LZ", "INY", "DEY", "LCPS", "SADR",
	"TAM", "XAM", "XAMD", "XAMI",
	"LA", "AM", "AMC", "AMCS", "A", "SC", "RC", "SZC", "CMA", "RL", "RR",
	"SB", "RB", "SZB", "SEAM", "SEY",
	"TLA", "THA", "TAJ", "XAL", "XAH", "LC7", "DEC", "SHL", "RHL", "CPA", "CPAS", "CPAE", "SZJ",
	"T1AB", "TRAB", "T2AB", "TAB1", "TABR", "TAB2", "TVA", "TWA", "SNZ1", "SNZ2",
	"BA", "SP", "B", "BM", "RT", "RTS", "RTI",
	"CLD", "CLS", "CLDS", "SD", "RD", "SZD", "OSAB", "OSPA", "OSE", "IAS", "OFA", "IAF", "OGA", "IAK", "SZK", "SU", "RU",
	"EI", "DI", "INTH", "INTL", "NOP"
};

// number of bits per opcode parameter
const u8 melps4_disassembler::s_bits[] =
{
	0,
	0, 0, 0, 0, 0, 0, 0, 0, 0,
	6, 1, 0, 0, 1, 2,
	2, 2, 2, 2,
	4, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0,
	2, 2, 2, 0, 4,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	0, 4, 7, 7, 0, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2, 0, 0,
	0, 0, 0, 0, 0
};

const u32 melps4_disassembler::s_flags[] =
{
	0,
	0, 0, 0, 0, 0, 0, 0, 0, 0,
	0, 0, STEP_COND, STEP_COND, 0, 0,
	0, 0, STEP_COND, STEP_COND,
	0, 0, 0, STEP_COND, STEP_COND, 0, 0, STEP_COND, 0, 0, 0,
	0, 0, STEP_COND, STEP_COND, STEP_COND,
	0, 0, 0, 0, 0, 0, STEP_COND, 0, 0, 0, 0, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, STEP_COND, STEP_COND,
	0, 0, 0, STEP_OVER, STEP_OUT, STEP_OUT, STEP_OUT,
	0, 0, 0, 0, 0, STEP_COND, 0, 0, 0, 0, 0, 0, 0, 0, STEP_COND, 0, 0,
	0, 0, 0, 0, 0
};



// M58846 disasm

const u8 melps4_disassembler::m58846_opmap[0xc0] =
{
//  0      1      2      3      4      5      6      7      8      9      A      B      C      D      E      F
	mNOP,  mBA,   mINY,  mDEY,  mDI,   mEI,   mRU,   mSU,   0,     mTABE, mAM,   mOSE,  mTYA,  0,     0,     mCMA,  // 0x
	mCLS,  mCLDS, 0,     mCLD,  mRD,   mSD,   mTEPA, mOSPA, mRL,   mRR,   mTEAB, mOSAB, mTBA,  mTAY,  mTAB,  0,     // 1x
	mSZB,  mSZB,  mSZB,  mSZB,  0,     0,     mSEAM, 0,     0,     0,     0,     mSZD,  0,     0,     0,     mSZC,  // 2x
	mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  mSEY,  // 3x

	mLCPS, mLCPS, 0,     mAMC,  mRT,   mRTS,  mRTI,  0,     mRC,   mSC,   mLZ,   mLZ,   mSB,   mSB,   mSB,   mSB,   // 4x
	0,     0,     0,     mAMCS, mIAS,  mIAS,  0,     mIAK,  mSZK,  mSZK,  mSZK,  mSZK,  mRB,   mRB,   mRB,   mRB,   // 5x
	mXAM,  mXAM,  mXAM,  mXAM,  mTAM,  mTAM,  mTAM,  mTAM,  mXAMD, mXAMD, mXAMD, mXAMD, mXAMI, mXAMI, mXAMI, mXAMI, // 6x
	mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   mSP,   // 7x

	0,     mOFA,  mSNZ1, mSNZ2, mOGA,  mT2AB, mTVA,  0,     0,     0,     mTAB2, 0,     mIAF,  0,     0,     0,     // 8x
	0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     0,     // 9x
	mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    mA,    // Ax
	mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA,   mLA    // Bx
};

offs_t melps4_disassembler::disassemble(std::ostream &stream, offs_t pc, const data_buffer &opcodes, const data_buffer &params)
{
	u16 op = opcodes.r16(pc) & 0x1ff;

	// get opcode
	u8 instr;
	if (op >= 0x180)
		instr = mB;
	else if (op >= 0x100)
		instr = mBM;
	else if (op >= 0xc0)
		instr = mLXY;
	else
		instr = m58846_opmap[op];

	u32 flags = s_flags[instr];
	util::stream_format(stream, "%-6s", s_name[instr]);

	// get immediate param
	u8 bits = s_bits[instr];

	// special case for LXY x,y
	if (instr == mLXY)
	{
		u8 x = op >> 4 & 3;
		u8 y = op & 0xf;
		util::stream_format(stream, "%d,%d", x, y);
	}
	else if (bits > 0)
	{
		u8 param = op & ((1 << bits) - 1);

		if (instr == mA && param == 6)
			flags &= ~STEP_COND;

		if (bits > 4)
			util::stream_format(stream, "$%02X", param);
		else
			util::stream_format(stream, "%d", param);
	}

	return 1 | flags | SUPPORTED;
}