1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
|
# license:BSD-3-Clause
# copyright-holders:Olivier Galibert
macro fetch_noinc
m_PIR = read16i(m_PC);
macro fetch
m_PIR = read16i(m_PC);
m_PC += 2;
macro prefetch_start
m_NPC = m_PC & 0xffffff;
fetch
macro prefetch
prefetch_start
prefetch_done();
macro prefetch_noirq
prefetch_start
prefetch_done_noirq();
macro prefetch_notrace
prefetch_start
prefetch_done_notrace();
macro bxx_any %cond
prefetch_start
m_TMP2 = read16i(m_TMP1);
if(%cond)
prefetch_switch(m_TMP1, m_TMP2);
prefetch_done();
macro bxx_8 %cond
m_TMP1 = m_PC + s8(m_IR[0]);
bxx_any %cond
macro bxx_16 %cond
m_TMP1 = m_PC + s16(m_IR[1]);
bxx_any %cond
macro bset %bit
m_TMP1 |= 1 << ((%bit) & 7);
macro bnot %bit
m_TMP1 ^= 1 << ((%bit) & 7);
macro bclr %bit
m_TMP1 &= ~(1 << ((%bit) & 7));
macro btst %bit
if(m_TMP1 & (1 << ((%bit) & 7)))
m_CCR &= ~F_Z;
else
m_CCR |= F_Z;
macro bor %bit
if(m_TMP1 & (1 << ((%bit) & 7)))
m_CCR |= F_C;
macro bior %bit
if(!(m_TMP1 & (1 << ((%bit) & 7))))
m_CCR |= F_C;
macro bxor %bit
if(m_TMP1 & (1 << ((%bit) & 7)))
m_CCR ^= F_C;
macro bixor %bit
if(!(m_TMP1 & (1 << ((%bit) & 7))))
m_CCR ^= F_C;
macro band %bit
if(!(m_TMP1 & (1 << ((%bit) & 7))))
m_CCR &= ~F_C;
macro biand %bit
if(m_TMP1 & (1 << ((%bit) & 7)))
m_CCR &= ~F_C;
macro bld %bit
if(m_TMP1 & (1 << ((%bit) & 7)))
m_CCR |= F_C;
else
m_CCR &= ~F_C;
macro bild %bit
if(!(m_TMP1 & (1 << ((%bit) & 7))))
m_CCR |= F_C;
else
m_CCR &= ~F_C;
macro bst %bit
if(m_CCR & F_C)
m_TMP1 |= 1 << ((%bit) & 7);
else
m_TMP1 &= ~(1 << ((%bit) & 7));
macro bist %bit
if(!(m_CCR & F_C))
m_TMP1 |= 1 << ((%bit) & 7);
else
m_TMP1 &= ~(1 << ((%bit) & 7));
macro jsr16 %opc %spreg
prefetch_start
%spreg = r16_r(7) - 2;
r16_w(7, %spreg);
write16(%spreg, %opc);
prefetch_done();
macro jsr32 %opc %spreg
prefetch_start
if(m_mode_advanced) {
%spreg = r32_r(7) - 4;
r32_w(7, %spreg);
write16(%spreg, %opc >> 16);
write16(%spreg+2, %opc);
} else {
%spreg = r32_r(7) - 2;
r32_w(7, %spreg);
write16(%spreg, %opc);
}
prefetch_done();
10000 reset
m_CCR |= (m_has_hc ? F_I : F_H);
m_EXR = EXR_I | EXR_NC;
if(m_mode_advanced) {
m_IR[0] = read16i(0);
m_IR[1] = read16i(2);
m_PC = (m_IR[0] << 16) | m_IR[1];
} else {
m_PC = read16i(0);
}
update_irq_filter();
prefetch_noirq
10001 irq o
internal(1);
m_TMP1 = r16_r(7) - 2;
r16_w(7, m_TMP1);
write16(m_TMP1, m_NPC);
m_TMP1 = r16_r(7) - 2;
r16_w(7, m_TMP1);
write16(m_TMP1, (m_CCR << 8) | ((m_PC >> 16) & 0xff));
debugger_exception_hook(m_taken_irq_vector);
m_PC = read16i(2*m_taken_irq_vector);
internal(1);
irq_setup();
update_irq_filter();
interrupt_taken();
prefetch_noirq
10001 irq h
internal(1);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_NPC);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, (m_CCR << 8) | ((m_NPC >> 16) & 0xff));
if(exr_in_stack()) {
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_EXR << 8);
}
debugger_exception_hook(m_taken_irq_vector);
if(m_mode_advanced) {
m_IR[0] = read16i(4*m_taken_irq_vector);
m_IR[1] = read16i(4*m_taken_irq_vector+2);
m_PC = (m_IR[0] << 16) | m_IR[1];
} else {
m_PC = read16i(2*m_taken_irq_vector);
}
internal(1);
irq_setup();
update_irq_filter();
interrupt_taken();
prefetch_noirq
10002 trace s20
internal(1);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_NPC);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, (m_CCR << 8) | ((m_NPC >> 16) & 0xff));
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_EXR << 8);
m_taken_irq_vector = trace_setup();
debugger_exception_hook(m_taken_irq_vector);
if(m_mode_advanced) {
m_IR[0] = read16i(4*m_taken_irq_vector);
m_IR[1] = read16i(4*m_taken_irq_vector+2);
m_PC = (m_IR[0] << 16) | m_IR[1];
} else {
m_PC = read16i(2*m_taken_irq_vector);
}
internal(1);
prefetch_noirq
10003 dma
m_TMP2 = m_current_dma;
if(m_dma_channel[m_TMP2]->m_flags & h8_dma_state::MODE_16) {
m_TMP1 = read16(m_dma_channel[m_TMP2]->m_source);
if(m_dma_channel[m_TMP2]->m_count == 1 && !(m_dma_channel[m_TMP2]->m_flags & (h8_dma_state::BLOCK|h8_dma_state::REPEAT)))
m_dma_device->count_last(m_dma_channel[m_TMP2]->m_id);
write16(m_dma_channel[m_TMP2]->m_dest, m_TMP1);
} else {
m_TMP1 = read8(m_dma_channel[m_TMP2]->m_source);
if(m_dma_channel[m_TMP2]->m_count == 1 && !(m_dma_channel[m_TMP2]->m_flags & (h8_dma_state::BLOCK|h8_dma_state::REPEAT)))
m_dma_device->count_last(m_dma_channel[m_TMP2]->m_id);
write8(m_dma_channel[m_TMP2]->m_dest, m_TMP1);
}
m_dma_channel[m_TMP2]->m_source += m_dma_channel[m_TMP2]->m_incs;
m_dma_channel[m_TMP2]->m_dest += m_dma_channel[m_TMP2]->m_incd;
m_dma_channel[m_TMP2]->m_count--;
if(m_dma_channel[m_TMP2]->m_flags & h8_dma_state::SUSPEND_AFTER_TRANSFER) {
m_dma_channel[m_TMP2]->m_flags |= h8_dma_state::SUSPENDED;
update_active_dma_channel();
}
if(!m_dma_channel[m_TMP2]->m_count)
m_dma_device->count_done(m_TMP2);
prefetch_done();
10004 dtc s20
if(m_current_dtc->m_sra & 0x01000000) {
m_TMP1 = read16(m_current_dtc->m_sra & 0xffffff);
write16(m_current_dtc->m_dar & 0xffffff, m_TMP1);
} else {
m_TMP1 = read8(m_current_dtc->m_sra & 0xffffff);
write8(m_current_dtc->m_dar & 0xffffff, m_TMP1);
}
m_current_dtc->m_sra = (m_current_dtc->m_sra & 0xff000000) | ((m_current_dtc->m_sra + m_current_dtc->m_incs) & 0x00ffffff);
m_current_dtc->m_dar = (m_current_dtc->m_dar & 0xff000000) | ((m_current_dtc->m_dar + m_current_dtc->m_incd) & 0x00ffffff);
m_current_dtc->m_count--;
if(!m_current_dtc->m_count) {
u8 id = m_current_dtc->m_id;
m_current_dtc = nullptr;
m_dtc_device->count_done(id);
}
prefetch_done();
10005 dtc_vector s20
m_TMP1 = m_dtc_device->get_waiting_vector();
if(m_TMP1 < h8_dtc_device::DTC_CHAINED) {
m_TMP2 = m_dtc_device->get_vector_address(m_TMP1);
m_TMP2 = read16(m_TMP2);
m_TMP2 |= 0xff0000;
} else {
m_TMP1 -= h8_dtc_device::DTC_CHAINED;
m_TMP2 = m_dtc_device->get_object(m_TMP1)->m_base + 12;
}
m_dtc_device->get_object(m_TMP1)->m_base = m_TMP2;
m_dtc_device->get_object(m_TMP1)->m_sra = read16(m_TMP2) << 16;
m_dtc_device->get_object(m_TMP1)->m_sra |= read16(m_TMP2+2);
m_dtc_device->get_object(m_TMP1)->m_dar = read16(m_TMP2+4) << 16;
m_dtc_device->get_object(m_TMP1)->m_dar |= read16(m_TMP2+6);
m_dtc_device->get_object(m_TMP1)->m_cr = read16(m_TMP2+8) << 16;
m_dtc_device->get_object(m_TMP1)->m_cr |= read16(m_TMP2+10);
m_dtc_device->vector_done(m_TMP1);
prefetch_done();
10006 dtc_writeback s20
m_TMP1 = m_dtc_device->get_waiting_writeback();
m_TMP2 = m_dtc_device->get_object(m_TMP1)->m_base;
write16(m_TMP2, m_dtc_device->get_object(m_TMP1)->m_sra >> 16);
write16(m_TMP2+2, m_dtc_device->get_object(m_TMP1)->m_sra);
write16(m_TMP2+4, m_dtc_device->get_object(m_TMP1)->m_dar >> 16);
write16(m_TMP2+6, m_dtc_device->get_object(m_TMP1)->m_dar);
write16(m_TMP2+8, m_dtc_device->get_object(m_TMP1)->m_cr >> 16);
write16(m_TMP2+10, m_dtc_device->get_object(m_TMP1)->m_cr);
m_dtc_device->writeback_done(m_TMP1);
prefetch_done();
0000 ffff 0 nop - -
prefetch
01006900 ffffff88 0 mov.l r32ih r32l h
prefetch_start
m_TMP2 = r32_r(m_IR[1] >> 4);
m_TMP1 = read16(m_TMP2) << 16;
m_TMP1 |= read16(m_TMP2+2);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch_done();
01006980 ffffff88 0 mov.l r32l r32ih h
prefetch_start
m_TMP2 = r32_r(m_IR[1] >> 4);
m_TMP1 = r32_r(m_IR[1]);
set_nzv32(m_TMP1);
write16(m_TMP2, m_TMP1 >> 16);
write16(m_TMP2+2, m_TMP1);
prefetch_done();
01006b00 fffffff8 0 mov.l abs16 r32l h
prefetch_start
m_TMP2 = s16(m_IR[2]);
m_TMP1 = read16(m_TMP2) << 16;
m_TMP1 |= read16(m_TMP2+2);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch_done();
01006b20 fffffff8 0 mov.l abs32 r32l h
prefetch_start
m_TMP2 = (m_IR[2] << 16) | m_IR[3];
m_TMP1 = read16(m_TMP2) << 16;
m_TMP1 |= read16(m_TMP2+2);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch_done();
01006b80 fffffff8 0 mov.l r32l abs16 h
prefetch_start
m_TMP1 = r32_r(m_IR[1]);
m_TMP2 = s16(m_IR[2]);
set_nzv32(m_TMP1);
write16(m_TMP2, m_TMP1 >> 16);
write16(m_TMP2+2, m_TMP1);
prefetch_done();
01006ba0 fffffff8 0 mov.l r32l abs32 h
prefetch_start
m_TMP1 = r32_r(m_IR[1]);
m_TMP2 = (m_IR[2] << 16) | m_IR[3];
set_nzv32(m_TMP1);
write16(m_TMP2, m_TMP1 >> 16);
write16(m_TMP2+2, m_TMP1);
prefetch_done();
01006d00 ffffff88 0 mov.l r32ph r32l h
prefetch_start
internal(1);
m_TMP2 = r32_r(m_IR[1] >> 4);
m_TMP1 = read16(m_TMP2) << 16;
m_TMP1 |= read16(m_TMP2+2);
m_TMP2 += 4;
r32_w(m_IR[1] >> 4, m_TMP2);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch_done();
01006d80 ffffff88 0 mov.l r32l pr32h h
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[1]);
m_TMP2 = r32_r(m_IR[1] >> 4);
m_TMP2 -= 4;
r32_w(m_IR[1] >> 4, m_TMP2);
set_nzv32(m_TMP1);
write16(m_TMP2, m_TMP1 >> 16);
write16(m_TMP2+2, m_TMP1);
prefetch_done();
01006f00 ffffff88 0 mov.l r32d16h r32l h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
set_nzv32(m_TMP2);
r32_w(m_IR[1], m_TMP2);
prefetch_done();
01006f80 ffffff88 0 mov.l r32l r32d16h h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
m_TMP2 = r32_r(m_IR[1]);
set_nzv32(m_TMP2);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
prefetch_done();
010078006b20 ffffff0ffff8 0 mov.l r32d32hh r32l h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
set_nzv32(m_TMP2);
r32_w(m_IR[2], m_TMP2);
prefetch_done();
010078006ba0 ffffff0ffff8 0 mov.l r32l r32d32hh h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
m_TMP2 = r32_r(m_IR[2]);
set_nzv32(m_TMP2);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
prefetch_done();
01106d71 fffffff9 0 ldm.l spp r32n2l s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1], m_TMP2);
if((m_IR[1] & 7) == 7)
m_TMP1 = m_TMP2;
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-1, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
prefetch_done();
01106df0 fffffff9 0 stm.l r32n2l psp s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+1);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
prefetch_done();
01206d72 fffffffb 0 ldm.l spp r32n3l s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1], m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-1, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-2, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
prefetch_done();
01206df0 fffffffb 0 stm.l r32n3l psp s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+1);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+2);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
prefetch_done();
01306d73 fffffffb 0 ldm.l spp r32n4l s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1], m_TMP2);
if((m_IR[1] & 7) == 7)
m_TMP1 = m_TMP2;
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-1, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-2, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(m_IR[1]-3, m_TMP2);
m_TMP1 += 4;
r32_w(7, m_TMP1);
prefetch_done();
01306df0 fffffffb 0 stm.l r32n4l psp s20
prefetch_start
internal(1);
m_TMP1 = r32_r(7);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+1);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+2);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
m_TMP1 -= 4;
r32_w(7, m_TMP1);
m_TMP2 = r32_r(m_IR[1]+3);
write16(m_TMP1, m_TMP2 >> 16);
write16(m_TMP1+2, m_TMP2);
prefetch_done();
01406900 ffffff8f 0 ldc.w r32ih ccr h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4);
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
01406980 ffffff8f 0 stc.w ccr r32ih h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4);
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
01406b00 ffffffff 0 ldc.w abs16 ccr h
prefetch_start
m_TMP1 = s16(m_IR[2]);
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
01406b20 ffffffff 0 ldc.w abs32 ccr h
prefetch_start
m_TMP1 = (m_IR[2] << 16) | m_IR[3];
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
01406b80 ffffffff 0 stc.w ccr abs16 h
prefetch_start
m_TMP1 = s16(m_IR[2]);
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
01406ba0 ffffffff 0 stc.w ccr abs32 h
prefetch_start
m_TMP1 = (m_IR[2] << 16) | m_IR[3];
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
01406d00 ffffff8f 0 ldc.w r32ph ccr h
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[1] >> 4);
r32_w(m_IR[1] >> 4, m_TMP1+2);
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
01406d80 ffffff8f 0 stc.w ccr pr32h h
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[1] >> 4) - 2;
r32_w(m_IR[1] >> 4, m_TMP1);
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
01406f00 ffffff8f 0 ldc.w r32d16h ccr h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
01406f80 ffffff8f 0 stc.w ccr r32d16h h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
014078006b20 ffffff8fffff 0 ldc.w r32d32hh ccr h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
m_CCR = read16(m_TMP1) >> 8;
update_irq_filter();
prefetch_done_noirq();
014078806ba0 ffffff8fffff 0 stc.w ccr r32d32hh h
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
write16(m_TMP1, (m_CCR << 8) | m_CCR);
prefetch_done();
01410400 ffffff00 0 orc imm8 exr s20
m_EXR |= m_IR[1];
update_irq_filter();
prefetch_noirq
01410500 ffffff00 0 xorc imm8 exr s20
m_EXR ^= m_IR[1] & ~EXR_NC;
update_irq_filter();
prefetch_noirq
01410600 ffffff00 0 andc imm8 exr s20
m_EXR &= m_IR[1] | EXR_NC;
update_irq_filter();
prefetch_noirq
01410700 ffffff00 0 ldc imm8 exr s20
m_EXR = m_IR[1] | EXR_NC;
update_irq_filter();
prefetch_noirq
01416900 ffffff8f 0 ldc.w r32ih exr s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4);
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
01416980 ffffff8f 0 stc.w exr r32ih s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4);
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
01416b00 ffffffff 0 ldc.w abs16 exr s20
prefetch_start
m_TMP1 = s16(m_IR[2]);
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
01416b20 ffffffff 0 ldc.w abs32 exr s20
prefetch_start
m_TMP1 = (m_IR[2] << 16) | m_IR[3];
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
01416b80 ffffffff 0 stc.w exr abs16 s20
prefetch_start
m_TMP1 = s16(m_IR[2]);
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
01416ba0 ffffffff 0 stc.w exr abs32 s20
prefetch_start
m_TMP1 = (m_IR[2] << 16) | m_IR[3];
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
01416d00 ffffff8f 0 ldc.w r32ph exr s20
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[1] >> 4);
r32_w(m_IR[1] >> 4, m_TMP1+2);
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
01416d80 ffffff8f 0 stc.w exr pr32h s20
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[1] >> 4) - 2;
r32_w(m_IR[1] >> 4, m_TMP1);
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
01416f00 ffffff8f 0 ldc.w r32d16h exr s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
01416f80 ffffff8f 0 stc.w exr r32d16h s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + s16(m_IR[2]);
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
014178006b20 ffffff8fffff 0 ldc.w r32d32hh exr s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
update_irq_filter();
prefetch_done_noirq();
014178806ba0 ffffff8fffff 0 stc.w exr r32d32hh s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4) + (m_IR[3] << 16) + m_IR[4];
write16(m_TMP1, (m_EXR << 8) | m_EXR);
prefetch_done();
01606d00 ffffff88 0 mac r32ph r32pl s26
prefetch_start
m_TMP1 = read16(r32_r(m_IR[1]));
r32_w(m_IR[1], r32_r(m_IR[1]) + 2);
m_TMP2 = read16(r32_r(m_IR[1] >> 4));
r32_w(m_IR[1] >> 4, r32_r(m_IR[1] >> 4) + 2);
m_MAC += s16(m_TMP1)*s16(m_TMP2);
m_MACF &= ~(F_Z|F_N);
if(m_MAC)
m_MACF |= F_Z;
else if(m_MAC < 0)
m_MACF |= F_N;
if(m_mac_saturating) {
if(m_MAC < -0x80000000LL) {
m_MAC = -0x80000000LL;
m_MACF |= F_V;
} else if(m_MAC > 0x7fffffffLL) {
m_MAC = 0x7fffffffLL;
m_MACF |= F_V;
}
} else {
if(m_MAC < -0x20000000000LL) {
m_MAC = -0x20000000000LL;
m_MACF |= F_V;
} else if(m_MAC > 0x1ffffffffffLL) {
m_MAC = 0x1ffffffffffLL;
m_MACF |= F_V;
}
}
prefetch_done();
0180 ffff 0 sleep - -
prefetch_start
if(m_standby_pending) {
m_standby_time = total_cycles();
notify_standby(1);
suspend(SUSPEND_REASON_CLOCK, true);
m_standby_cb(1);
} else {
while(!m_irq_vector) {
eat-all-cycles;
}
prefetch_done();
}
01a0 ffff 0 clrmac - - s26
prefetch_start
internal(1);
m_MAC = 0;
m_MACF &= ~F_V;
prefetch_done();
01c05000 ffffff00 0 mulxs.b r8h r16l h
prefetch_start
m_TMP1 = s8(r16_r(m_IR[1])) * s8(r8_r(m_IR[1] >> 4));
set_nz16(m_TMP1);
r16_w(m_IR[1], m_TMP1);
internal(m_has_mac ? 2 : 11);
prefetch_done();
01c05200 ffffff08 0 mulxs.w r16h r32l h
prefetch_start
m_TMP1 = s16(r32_r(m_IR[1])) * s16(r16_r(m_IR[1] >> 4));
set_nz32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
internal(m_has_mac ? 3 : 19);
prefetch_done();
01d05100 ffffff00 0 divxs.b r8h r16l h
prefetch_start
internal(11);
m_TMP1 = s16(r16_r(m_IR[1]));
m_TMP2 = s8(r8_r(m_IR[1] >> 4));
m_CCR &= ~(F_Z|F_N);
if(!m_TMP2) {
m_CCR |= F_Z;
} else {
// Conditions:
// p = q*d + r
// abs(r) < abs(d)
// p and r are same sign or r=0
// p = +20, d = +3 -> q = 6, r = 2
// p = +20, d = -3 -> q = -7, r = 1
// p = -20, d = +3 -> q = -6, r = -2
// p = -20, d = -3 -> q = 7, r = -1
int q, r;
if(m_TMP2 & 0x80000000) {
if(m_TMP1 & 0x80000000) { // - -
q = (-m_TMP1) / (-m_TMP2);
r = -((-m_TMP1) % (-m_TMP2));
} else { // + -
q = -(m_TMP1 / (-m_TMP2));
r = m_TMP1 % (-m_TMP2);
}
} else {
if(m_TMP1 & 0x80000000) { // - +
q = -((-m_TMP1) / m_TMP2);
r = -((-m_TMP1) % m_TMP2);
} else { // + +
q = m_TMP1 / m_TMP2;
r = m_TMP1 % m_TMP2;
}
}
if(q < 0)
m_CCR |= F_N;
r16_w(m_IR[1], (q & 0xff) | ((r & 0xff) << 8));
}
prefetch_done();
01d05300 ffffff08 0 divxs.w r16h r32l h
prefetch_start
internal(19);
m_TMP1 = r32_r(m_IR[1]);
m_TMP2 = s16(r16_r(m_IR[1] >> 4));
m_CCR &= ~(F_Z|F_N);
if(!m_TMP2) {
m_CCR |= F_Z;
} else {
// Conditions:
// p = q*d + r
// abs(r) < abs(d)
// p and r are same sign or r=0
// p = +20, d = +3 -> q = 6, r = 2
// p = +20, d = -3 -> q = -7, r = 1
// p = -20, d = +3 -> q = -6, r = -2
// p = -20, d = -3 -> q = 7, r = -1
int q, r;
if(m_TMP2 & 0x80000000) {
if(m_TMP1 & 0x80000000) { // - -
q = (-m_TMP1) / (-m_TMP2);
r = -((-m_TMP1) % (-m_TMP2));
} else { // + -
q = -(m_TMP1 / (-m_TMP2));
r = m_TMP1 % (-m_TMP2);
}
} else {
if(m_TMP1 & 0x80000000) { // - +
q = -((-m_TMP1) / m_TMP2);
r = -((-m_TMP1) % m_TMP2);
} else { // + +
q = m_TMP1 / m_TMP2;
r = m_TMP1 % m_TMP2;
}
}
if(q < 0)
m_CCR |= F_N;
r32_w(m_IR[1], (q & 0xffff) | ((r & 0xffff) << 16));
}
prefetch_done();
01e07b0c ffffffaf 0 tas r32ih - s20
prefetch_start
m_TMP1 = r32_r(m_IR[1] >> 4);
m_TMP2 = read8(m_TMP1);
set_nzv8(m_TMP2);
write8(m_TMP1, m_TMP2 | 0x80);
prefetch_done();
01f06400 ffffff88 0 or.l r32h r32l h
m_TMP1 = r32_r(m_IR[1] >> 4) | r32_r(m_IR[1]);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch
01f06500 ffffff88 0 xor.l r32h r32l h
m_TMP1 = r32_r(m_IR[1] >> 4) ^ r32_r(m_IR[1]);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch
01f06600 ffffff88 0 and.l r32h r32l h
m_TMP1 = r32_r(m_IR[1] >> 4) & r32_r(m_IR[1]);
set_nzv32(m_TMP1);
r32_w(m_IR[1], m_TMP1);
prefetch
0200 fff0 0 stc ccr r8l
r8_w(m_IR[0], m_CCR);
prefetch
0210 fff0 0 stc exr r8l s20
r8_w(m_IR[0], m_EXR);
prefetch
0220 fff8 0 stmac mach r32l s26
r32_w(m_IR[0], m_MAC >> 32);
m_CCR = (m_CCR & ~(F_V|F_N|F_Z)) | m_MACF;
prefetch
0230 fff8 0 stmac macl r32l s26
r32_w(m_IR[0], m_MAC);
m_CCR = (m_CCR & ~(F_V|F_N|F_Z)) | m_MACF;
prefetch
0300 fff0 0 ldc r8l ccr
m_CCR = r8_r(m_IR[0]);
update_irq_filter();
prefetch_noirq
0310 fff0 0 ldc r8l exr s20
m_EXR = r8_r(m_IR[0]) | EXR_NC;
update_irq_filter();
prefetch_noirq
0320 fff8 0 ldmac r32l mach s26
prefetch_start
internal(1);
m_TMP1 = r32_r(m_IR[0]);
if(m_TMP1 & 0x200)
m_TMP1 |= 0xfffffc00;
else
m_TMP1 &= ~0xfffffc00;
m_MAC = (m_MAC & 0x00000000ffffffffULL) | (u64(m_TMP1) << 32);
m_MACF &= ~F_V;
prefetch_done();
0330 fff8 0 ldmac r32l macl s26
prefetch_start
internal(1);
m_MAC = (m_MAC & 0xffffffff00000000ULL) | r32_r(m_IR[0]);
m_MACF &= ~F_V;
prefetch_done();
0400 ff00 0 orc imm8 ccr
m_CCR |= m_IR[0];
update_irq_filter();
prefetch_noirq
0500 ff00 0 xorc imm8 ccr
m_CCR ^= m_IR[0];
update_irq_filter();
prefetch_noirq
0600 ff00 0 andc imm8 ccr
m_CCR &= m_IR[0];
update_irq_filter();
prefetch_noirq
0700 ff00 0 ldc imm8 ccr
m_CCR = m_IR[0];
update_irq_filter();
prefetch_noirq
0800 ff00 0 add.b r8h r8l
r8_w(m_IR[0], do_add8(r8_r(m_IR[0]), r8_r(m_IR[0] >> 4)));
prefetch
0900 ff00 0 add.w r16h r16l
r16_w(m_IR[0], do_add16(r16_r(m_IR[0]), r16_r(m_IR[0] >> 4)));
prefetch
0a00 fff0 0 inc.b one r8l
r8_w(m_IR[0], do_inc8(r8_r(m_IR[0]), 1));
prefetch
0a80 ff88 0 add.l r32h r32l h
r32_w(m_IR[0], do_add32(r32_r(m_IR[0]), r32_r(m_IR[0] >> 4)));
prefetch
0b00 fff8 0 adds.l one r16l o
r16_w(m_IR[0], r16_r(m_IR[0])+1);
prefetch
0b00 fff8 0 adds.l one r32l h
r32_w(m_IR[0], r32_r(m_IR[0])+1);
prefetch
0b50 fff0 0 inc.w one r16l h
r16_w(m_IR[0], do_inc16(r16_r(m_IR[0]), 1));
prefetch
0b70 fff8 0 inc.l one r32l h
r32_w(m_IR[0], do_inc32(r32_r(m_IR[0]), 1));
prefetch
0b80 fff8 0 adds.l two r16l o
r16_w(m_IR[0], r16_r(m_IR[0])+2);
prefetch
0b80 fff8 0 adds.l two r32l h
r32_w(m_IR[0], r32_r(m_IR[0])+2);
prefetch
0b90 fff8 0 adds.l four r32l h
r32_w(m_IR[0], r32_r(m_IR[0])+4);
prefetch
0bd0 fff0 0 inc.w two r16l h
r16_w(m_IR[0], do_inc16(r16_r(m_IR[0]), 2));
prefetch
0bf0 fff8 0 inc.l two r32l h
r32_w(m_IR[0], do_inc32(r32_r(m_IR[0]), 2));
prefetch
0c00 ff00 0 mov.b r8h r8l
m_TMP1 = r8_r(m_IR[0] >> 4);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch
0d00 ff00 0 mov.w r16h r16l
m_TMP1 = r16_r(m_IR[0] >> 4);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
0e00 ff00 0 addx.b r8h r8l
r8_w(m_IR[0], do_addx8(r8_r(m_IR[0]), r8_r(m_IR[0] >> 4)));
prefetch
0f00 fff0 0 daa.b r8l -
m_TMP1 = r8_r(m_IR[0]);
m_TMP2 = 0;
if(m_CCR & F_C) {
if(m_has_hc && (m_CCR & F_H)) {
if((m_TMP1 & 0xf0) <= 0x30 && (m_TMP1 & 0x0f) <= 3)
m_TMP2 = 0x66;
} else {
if((m_TMP1 & 0xf0) <= 0x20)
m_TMP2 = (m_TMP1 & 0x0f) <= 9 ? 0x60 : 0x66;
}
} else {
if(m_has_hc && (m_CCR & F_H)) {
if((m_TMP1 & 0x0f) <= 3)
m_TMP2 = (m_TMP1 & 0xf0) <= 0x90 ? 0x06 : 0x66;
} else {
if((m_TMP1 & 0x0f) <= 9)
m_TMP2 = (m_TMP1 & 0xf0) <= 0x90 ? 0x00 : 0x60;
else
m_TMP2 = (m_TMP1 & 0xf0) <= 0x80 ? 0x06 : 0x66;
}
}
r8_w(m_IR[0], do_add8(m_TMP1, m_TMP2));
prefetch
0f80 ff88 0 mov.l r32h r32l h
m_TMP1 = r32_r(m_IR[0] >> 4);
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
1000 fff0 0 shll.b r8l -
r8_w(m_IR[0], do_shll8(r8_r(m_IR[0])));
prefetch
1010 fff0 0 shll.w r16l - h
r16_w(m_IR[0], do_shll16(r16_r(m_IR[0])));
prefetch
1030 fff8 0 shll.l r32l - h
r32_w(m_IR[0], do_shll32(r32_r(m_IR[0])));
prefetch
1040 fff0 0 shll.b two r8l s20
r8_w(m_IR[0], do_shll2_8(r8_r(m_IR[0])));
prefetch
1050 fff0 0 shll.w two r16l s20
r16_w(m_IR[0], do_shll2_16(r16_r(m_IR[0])));
prefetch
1070 fff8 0 shll.l two r32l s20
r32_w(m_IR[0], do_shll2_32(r32_r(m_IR[0])));
prefetch
1080 fff0 0 shal.b r8l -
r8_w(m_IR[0], do_shal8(r8_r(m_IR[0])));
prefetch
1090 fff0 0 shal.w r16l - h
r16_w(m_IR[0], do_shal16(r16_r(m_IR[0])));
prefetch
10b0 fff8 0 shal.l r32l - h
r32_w(m_IR[0], do_shal32(r32_r(m_IR[0])));
prefetch
10c0 fff0 0 shal.b two r8l s20
r8_w(m_IR[0], do_shal2_8(r8_r(m_IR[0])));
prefetch
10d0 fff0 0 shal.w two r16l s20
r16_w(m_IR[0], do_shal2_16(r16_r(m_IR[0])));
prefetch
10f0 fff8 0 shal.l two r32l s20
r32_w(m_IR[0], do_shal2_32(r32_r(m_IR[0])));
prefetch
1100 fff0 0 shlr.b r8l -
r8_w(m_IR[0], do_shlr8(r8_r(m_IR[0])));
prefetch
1110 fff0 0 shlr.w r16l - h
r16_w(m_IR[0], do_shlr16(r16_r(m_IR[0])));
prefetch
1130 fff8 0 shlr.l r32l - h
r32_w(m_IR[0], do_shlr32(r32_r(m_IR[0])));
prefetch
1140 fff0 0 shlr.b two r8l s20
r8_w(m_IR[0], do_shlr2_8(r8_r(m_IR[0])));
prefetch
1150 fff0 0 shlr.w two r16l s20
r16_w(m_IR[0], do_shlr2_16(r16_r(m_IR[0])));
prefetch
1170 fff8 0 shlr.l two r32l s20
r32_w(m_IR[0], do_shlr2_32(r32_r(m_IR[0])));
prefetch
1180 fff0 0 shar.b r8l -
r8_w(m_IR[0], do_shar8(r8_r(m_IR[0])));
prefetch
1190 fff0 0 shar.w r16l - h
r16_w(m_IR[0], do_shar16(r16_r(m_IR[0])));
prefetch
11b0 fff8 0 shar.l r32l - h
r32_w(m_IR[0], do_shar32(r32_r(m_IR[0])));
prefetch
11c0 fff0 0 shar.b two r8l s20
r8_w(m_IR[0], do_shar2_8(r8_r(m_IR[0])));
prefetch
11d0 fff0 0 shar.w two r16l s20
r16_w(m_IR[0], do_shar2_16(r16_r(m_IR[0])));
prefetch
11f0 fff8 0 shar.l two r32l s20
r32_w(m_IR[0], do_shar2_32(r32_r(m_IR[0])));
prefetch
1200 fff0 0 rotxl.b r8l -
r8_w(m_IR[0], do_rotxl8(r8_r(m_IR[0])));
prefetch
1210 fff0 0 rotxl.w r16l - h
r16_w(m_IR[0], do_rotxl16(r16_r(m_IR[0])));
prefetch
1230 fff8 0 rotxl.l r32l - h
r32_w(m_IR[0], do_rotxl32(r32_r(m_IR[0])));
prefetch
1240 fff0 0 rotxl.b two r8l s20
r8_w(m_IR[0], do_rotxl2_8(r8_r(m_IR[0])));
prefetch
1250 fff0 0 rotxl.w two r16l s20
r16_w(m_IR[0], do_rotxl2_16(r16_r(m_IR[0])));
prefetch
1270 fff8 0 rotxl.l two r32l s20
r32_w(m_IR[0], do_rotxl2_32(r32_r(m_IR[0])));
prefetch
1280 fff0 0 rotl.b r8l -
r8_w(m_IR[0], do_rotl8(r8_r(m_IR[0])));
prefetch
1290 fff0 0 rotl.w r16l - h
r16_w(m_IR[0], do_rotl16(r16_r(m_IR[0])));
prefetch
12b0 fff8 0 rotl.l r32l - h
r32_w(m_IR[0], do_rotl32(r32_r(m_IR[0])));
prefetch
12c0 fff0 0 rotl.b two r8l s20
r8_w(m_IR[0], do_rotl2_8(r8_r(m_IR[0])));
prefetch
12d0 fff0 0 rotl.w two r16l s20
r16_w(m_IR[0], do_rotl2_16(r16_r(m_IR[0])));
prefetch
12f0 fff8 0 rotl.l two r32l s20
r32_w(m_IR[0], do_rotl2_32(r32_r(m_IR[0])));
prefetch
1300 fff0 0 rotxr.b r8l -
r8_w(m_IR[0], do_rotxr8(r8_r(m_IR[0])));
prefetch
1310 fff0 0 rotxr.w r16l - h
r16_w(m_IR[0], do_rotxr16(r16_r(m_IR[0])));
prefetch
1330 fff8 0 rotxr.l r32l - h
r32_w(m_IR[0], do_rotxr32(r32_r(m_IR[0])));
prefetch
1340 fff0 0 rotxr.b two r8l s20
r8_w(m_IR[0], do_rotxr2_8(r8_r(m_IR[0])));
prefetch
1350 fff0 0 rotxr.w two r16l s20
r16_w(m_IR[0], do_rotxr2_16(r16_r(m_IR[0])));
prefetch
1370 fff8 0 rotxr.l two r32l s20
r32_w(m_IR[0], do_rotxr2_32(r32_r(m_IR[0])));
prefetch
1380 fff0 0 rotr.b r8l -
r8_w(m_IR[0], do_rotr8(r8_r(m_IR[0])));
prefetch
1390 fff0 0 rotr.w r16l - h
r16_w(m_IR[0], do_rotr16(r16_r(m_IR[0])));
prefetch
13b0 fff8 0 rotr.l r32l - h
r32_w(m_IR[0], do_rotr32(r32_r(m_IR[0])));
prefetch
13c0 fff0 0 rotr.b two r8l s20
r8_w(m_IR[0], do_rotr2_8(r8_r(m_IR[0])));
prefetch
13d0 fff0 0 rotr.w two r16l s20
r16_w(m_IR[0], do_rotr2_16(r16_r(m_IR[0])));
prefetch
13f0 fff8 0 rotr.l two r32l s20
r32_w(m_IR[0], do_rotr2_32(r32_r(m_IR[0])));
prefetch
1400 ff00 0 or.b r8h r8l
m_TMP1 = r8_r(m_IR[0] >> 4) | r8_r(m_IR[0]);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch
1500 ff00 0 xor.b r8h r8l
m_TMP1 = r8_r(m_IR[0] >> 4) ^ r8_r(m_IR[0]);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch
1600 ff00 0 and.b r8h r8l
m_TMP1 = r8_r(m_IR[0] >> 4) & r8_r(m_IR[0]);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch
1700 fff0 0 not.b r8l -
m_TMP1 = ~r8_r(m_IR[0]);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch
1710 fff0 0 not.w r16l - h
m_TMP1 = ~r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
1730 fff8 0 not.l r32l - h
m_TMP1 = ~r32_r(m_IR[0]);
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
1750 fff0 0 extu.w r16l - h
m_TMP1 = u8(r16_r(m_IR[0]));
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
1770 fff8 0 extu.l r32l - h
m_TMP1 = u16(r32_r(m_IR[0]));
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
1780 fff0 0 neg.b r8l -
r8_w(m_IR[0], do_sub8(0, r8_r(m_IR[0])));
prefetch
1790 fff0 0 neg.w r16l - h
r16_w(m_IR[0], do_sub16(0, r16_r(m_IR[0])));
prefetch
17b0 fff8 0 neg.l r32l - h
r32_w(m_IR[0], do_sub32(0, r32_r(m_IR[0])));
prefetch
17d0 fff0 0 exts.w r16l - h
m_TMP1 = s8(r16_r(m_IR[0]));
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
17f0 fff8 0 exts.l r32l - h
m_TMP1 = s16(r32_r(m_IR[0]));
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
1800 ff00 0 sub.b r8h r8l
r8_w(m_IR[0], do_sub8(r8_r(m_IR[0]), r8_r(m_IR[0] >> 4)));
prefetch
1900 ff00 0 sub.w r16h r16l
r16_w(m_IR[0], do_sub16(r16_r(m_IR[0]), r16_r(m_IR[0] >> 4)));
prefetch
1a00 fff0 0 dec.b one r8l
r8_w(m_IR[0], do_dec8(r8_r(m_IR[0]), 1));
prefetch
1a80 ff88 0 sub.l r32h r32l h
r32_w(m_IR[0], do_sub32(r32_r(m_IR[0]), r32_r(m_IR[0] >> 4)));
prefetch
1b00 fff8 0 subs.l one r16l o
r16_w(m_IR[0], r16_r(m_IR[0])-1);
prefetch
1b00 fff8 0 subs.l one r32l h
r32_w(m_IR[0], r32_r(m_IR[0])-1);
prefetch
1b50 fff0 0 dec.w one r16l h
r16_w(m_IR[0], do_dec16(r16_r(m_IR[0]), 1));
prefetch
1b70 fff8 0 dec.l one r32l h
r32_w(m_IR[0], do_dec32(r32_r(m_IR[0]), 1));
prefetch
1b80 fff8 0 subs.l two r16l o
r16_w(m_IR[0], r16_r(m_IR[0])-2);
prefetch
1b80 fff8 0 subs.l two r32l h
r32_w(m_IR[0], r32_r(m_IR[0])-2);
prefetch
1b90 fff8 0 subs.l four r32l h
r32_w(m_IR[0], r32_r(m_IR[0])-4);
prefetch
1bd0 fff0 0 dec.w two r16l h
r16_w(m_IR[0], do_dec16(r16_r(m_IR[0]), 2));
prefetch
1bf0 fff8 0 dec.l two r32l h
r32_w(m_IR[0], do_dec32(r32_r(m_IR[0]), 2));
prefetch
1c00 ff00 0 cmp.b r8h r8l
do_sub8(r8_r(m_IR[0]), r8_r(m_IR[0] >> 4));
prefetch
1d00 ff00 0 cmp.w r16h r16l
do_sub16(r16_r(m_IR[0]), r16_r(m_IR[0] >> 4));
prefetch
1e00 ff00 0 subx.b r8h r8l
r8_w(m_IR[0], do_subx8(r8_r(m_IR[0]), r8_r(m_IR[0] >> 4)));
prefetch
1f00 fff0 0 das.b r8l -
m_TMP1 = r8_r(m_IR[0]);
m_TMP2 = 0;
if(m_CCR & F_C) {
if(m_has_hc && (m_CCR & F_H)) {
if((m_TMP1 & 0xf0) >= 0x60 && (m_TMP1 & 0x0f) >= 6)
m_TMP2 = 0x9a;
} else {
if((m_TMP1 & 0xf0) >= 0x70 && (m_TMP1 & 0x0f) <= 9)
m_TMP2 = 0xa0;
}
} else {
if(m_has_hc && (m_CCR & F_H)) {
if((m_TMP1 & 0xf0) <= 0x80 && (m_TMP1 & 0x0f) >= 6)
m_TMP2 = 0xfa;
}
}
r8_w(m_IR[0], do_add8(m_TMP1, m_TMP2));
prefetch
1f80 ff88 0 cmp.l r32h r32l h
do_sub32(r32_r(m_IR[0]), r32_r(m_IR[0] >> 4));
prefetch
2000 f000 0 mov.b abs8 r8u
prefetch_start
m_TMP1 = read8(0xffffff00 | m_IR[0]);
set_nzv8(m_TMP1);
r8_w(m_IR[0] >> 8, m_TMP1);
prefetch_done();
3000 f000 0 mov.b r8u abs8
prefetch_start
m_TMP1 = r8_r(m_IR[0] >> 8);
set_nzv8(m_TMP1);
write8(0xffffff00 | m_IR[0], m_TMP1);
prefetch_done();
4000 ff00 0 bt rel8 -
bxx_8 true
4100 ff00 0 bf rel8 -
bxx_8 false
4200 ff00 0 bhi rel8 -
bxx_8 !(m_CCR & (F_C|F_Z))
4300 ff00 0 bls rel8 -
bxx_8 m_CCR & (F_C|F_Z)
4400 ff00 0 bcc rel8 -
bxx_8 !(m_CCR & F_C)
4500 ff00 0 bcs rel8 -
bxx_8 m_CCR & F_C
4600 ff00 0 bne rel8 -
bxx_8 !(m_CCR & F_Z)
4700 ff00 0 beq rel8 -
bxx_8 m_CCR & F_Z
4800 ff00 0 bvc rel8 -
bxx_8 !(m_CCR & F_V)
4900 ff00 0 bvs rel8 -
bxx_8 m_CCR & F_V
4a00 ff00 0 bpl rel8 -
bxx_8 !(m_CCR & F_N)
4b00 ff00 0 bmi rel8 -
bxx_8 m_CCR & F_N
4c00 ff00 0 bge rel8 -
bxx_8 !((m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V)
4d00 ff00 0 blt rel8 -
bxx_8 (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V
4e00 ff00 0 bgt rel8 -
bxx_8 !((m_CCR & F_Z) || (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V)
4f00 ff00 0 ble rel8 -
bxx_8 (m_CCR & F_Z) || (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V
5000 ff00 0 mulxu.b r8h r16l
prefetch_start
r16_w(m_IR[0], u8(r16_r(m_IR[0])) * r8_r(m_IR[0] >> 4));
internal(m_has_mac ? 2 : 11);
prefetch_done();
5100 ff00 0 divxu.b r8h r16l
prefetch_start
internal(11);
m_TMP1 = r16_r(m_IR[0]);
m_TMP2 = r8_r(m_IR[0] >> 4);
m_CCR &= ~(F_Z|F_N);
if(m_TMP2 & 0x80)
m_CCR |= F_N;
if(!m_TMP2) {
m_CCR |= F_Z;
} else {
int q = m_TMP1 / m_TMP2;
int r = m_TMP1 % m_TMP2;
r16_w(m_IR[0], (q & 0xff) | ((r & 0xff) << 8));
}
prefetch_done();
5200 ff08 0 mulxu.w r16h r32l h
prefetch_start
r32_w(m_IR[0], u16(r32_r(m_IR[0])) * r16_r(m_IR[0] >> 4));
internal(m_has_mac ? 3 : 19);
prefetch_done();
5300 ff08 0 divxu.w r16h r32l h
prefetch_start
internal(11);
m_TMP1 = r32_r(m_IR[0]);
m_TMP2 = r16_r(m_IR[0] >> 4);
m_CCR &= ~(F_Z|F_N);
if(m_TMP2 & 0x80)
m_CCR |= F_N;
if(!m_TMP2) {
m_CCR |= F_Z;
} else {
int q = m_TMP1 / m_TMP2;
int r = m_TMP1 % m_TMP2;
r32_w(m_IR[0], (q & 0xffff) | ((r & 0xffff) << 16));
}
prefetch_done();
5470 ffff 0 rts - - o
fetch
m_TMP1 = r16_r(7);
m_TMP2 = read16(m_TMP1);
r16_w(7, m_TMP1+2);
internal(1);
m_PC = m_TMP2;
prefetch
5470 ffff 0 rts - - h
fetch
m_TMP1 = r32_r(7);
if(m_mode_advanced) {
m_TMP2 = read16(m_TMP1) << 16;
m_TMP2 |= read16(m_TMP1+2);
r32_w(7, m_TMP1+4);
} else {
m_TMP2 = read16(m_TMP1);
r32_w(7, m_TMP1+2);
}
internal(1);
m_PC = m_TMP2;
prefetch
5500 ff00 0 bsr rel8 - o
fetch_noinc
m_TMP2 = m_PC;
m_PC += s8(m_IR[0]);
jsr16 m_TMP2 m_TMP1
5500 ff00 0 bsr rel8 - h
fetch_noinc
m_TMP2 = m_PC;
m_PC += s8(m_IR[0]);
jsr32 m_TMP2 m_TMP1
5670 ffff 0 rte - - o
fetch
m_TMP1 = r16_r(7);
m_CCR = read16(m_TMP1) >> 8;
m_TMP2 = read16(m_TMP1+2);
r16_w(7, m_TMP1+4);
internal(1);
m_PC = m_TMP2;
update_irq_filter();
prefetch_notrace
5670 ffff 0 rte - - h
fetch
m_TMP1 = r32_r(7);
if(exr_in_stack()) {
m_EXR = (read16(m_TMP1) >> 8) | EXR_NC;
m_TMP1 += 2;
}
m_TMP2 = read16(m_TMP1);
m_CCR = m_TMP2 >> 8;
if(m_mode_advanced) {
m_TMP2 = (m_TMP2 & 0xff) << 16;
m_TMP2 |= read16(m_TMP1+2);
} else {
m_TMP2 = read16(m_TMP1+2);
}
r32_w(7, m_TMP1+4);
internal(1);
m_PC = m_TMP2;
update_irq_filter();
prefetch_notrace
5700 ffcf 0 trapa imm2 - h
internal(1);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_NPC);
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, (m_CCR << 8) | ((m_NPC >> 16) & 0xff));
if(exr_in_stack()) {
m_TMP1 = r32_r(7) - 2;
r32_w(7, m_TMP1);
write16(m_TMP1, m_EXR << 8);
}
m_taken_irq_vector = trapa_setup() + ((m_IR[0] >> 4) & 3);
debugger_exception_hook(m_taken_irq_vector);
if(m_mode_advanced) {
m_IR[0] = read16i(4*m_taken_irq_vector);
m_IR[1] = read16i(4*m_taken_irq_vector+2);
m_PC = (m_IR[0] << 16) | m_IR[1];
} else {
m_PC = read16i(2*m_taken_irq_vector);
}
internal(1);
update_irq_filter();
prefetch
5800 ffff 0 bt rel16 - h
bxx_16 true
5810 ffff 0 bf rel16 - h
bxx_16 false
5820 ffff 0 bhi rel16 - h
bxx_16 !(m_CCR & (F_C|F_Z))
5830 ffff 0 bls rel16 - h
bxx_16 m_CCR & (F_C|F_Z)
5840 ffff 0 bcc rel16 - h
bxx_16 !(m_CCR & F_C)
5850 ffff 0 bcs rel16 - h
bxx_16 m_CCR & F_C
5860 ffff 0 bne rel16 - h
bxx_16 !(m_CCR & F_Z)
5870 ffff 0 beq rel16 - h
bxx_16 m_CCR & F_Z
5880 ffff 0 bvc rel16 - h
bxx_16 !(m_CCR & F_V)
5890 ffff 0 bvs rel16 - h
bxx_16 m_CCR & F_V
58a0 ffff 0 bpl rel16 - h
bxx_16 !(m_CCR & F_N)
58b0 ffff 0 bmi rel16 - h
bxx_16 m_CCR & F_N
58c0 ffff 0 bge rel16 - h
bxx_16 !((m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V)
58d0 ffff 0 blt rel16 - h
bxx_16 (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V
58e0 ffff 0 bgt rel16 - h
bxx_16 !((m_CCR & F_Z) || (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V)
58f0 ffff 0 ble rel16 - h
bxx_16 (m_CCR & F_Z) || (m_CCR & (F_N|F_V)) == F_N || (m_CCR & (F_N|F_V)) == F_V
5900 ff8f 0 jmp r16h - o
fetch
m_PC = r16_r(m_IR[0] >> 4);
prefetch
5900 ff8f 0 jmp r32h - h
fetch
m_PC = r32_r(m_IR[0] >> 4);
prefetch
5a00 ffff 0 jmp abs16e - o
internal(1);
m_PC = m_IR[1];
prefetch
5a00 ff00 0 jmp abs24e - h
internal(1);
m_PC = ((m_IR[0] & 0xff) << 16) | m_IR[1];
prefetch
5b00 ff00 0 jmp abs8i - o
fetch
m_PC = read16(m_IR[0] & 0xff);
internal(1);
prefetch
5b00 ff00 0 jmp abs8i - h
fetch
if(m_mode_advanced) {
m_TMP1 = read16(m_IR[0] & 0xff) << 16;
m_TMP1 |= read16((m_IR[0] & 0xff) + 2);
m_PC = m_TMP1;
} else {
m_PC = read16(m_IR[0] & 0xff);
}
internal(1);
prefetch
5c00 ffff 0 bsr rel16 - h
internal(1);
m_TMP2 = m_PC;
m_PC += s16(m_IR[1]);
jsr32 m_TMP2 m_TMP1
5d00 ff8f 0 jsr r16h - o
fetch_noinc
m_TMP2 = m_PC;
m_PC = r16_r(m_IR[0] >> 4);
jsr16 m_TMP2 m_TMP1
5d00 ff8f 0 jsr r32h - h
fetch_noinc
m_TMP2 = m_PC;
m_PC = r32_r(m_IR[0] >> 4);
jsr32 m_TMP2 m_TMP1
5e00 ffff 0 jsr abs16e - o
internal(1);
m_TMP2 = m_PC;
m_PC = m_IR[1];
jsr16 m_TMP2 m_TMP1
5e00 ff00 0 jsr abs24e - h
internal(1);
m_TMP2 = m_PC;
m_PC = ((m_IR[0] & 0xff) << 16) | m_IR[1];
jsr32 m_TMP2 m_TMP1
5f00 ff00 0 jsr abs8i - o
fetch_noinc
m_TMP2 = m_PC;
m_PC = read16(m_IR[0] & 0xff);
jsr16 m_TMP2 m_TMP1
5f00 ff00 0 jsr abs8i - h
fetch_noinc
m_TMP2 = m_PC;
if(m_mode_advanced) {
m_TMP1 = read16(m_IR[0] & 0xff) << 16;
m_TMP1 |= read16((m_IR[0] & 0xff) + 2);
m_PC = m_TMP1;
} else {
m_PC = read16(m_IR[0] & 0xff);
}
jsr32 m_TMP2 m_TMP1
6000 ff00 0 bset r8h r8l
m_TMP1 = r8_r(m_IR[0]);
bset r8_r(m_IR[0] >> 4)
r8_w(m_IR[0], m_TMP1);
prefetch
6100 ff00 0 bnot r8h r8l
m_TMP1 = r8_r(m_IR[0]);
bnot r8_r(m_IR[0] >> 4)
r8_w(m_IR[0], m_TMP1);
prefetch
6200 ff00 0 bclr r8h r8l
m_TMP1 = r8_r(m_IR[0]);
bclr r8_r(m_IR[0] >> 4)
r8_w(m_IR[0], m_TMP1);
prefetch
6300 ff00 0 btst r8h r8l
m_TMP1 = r8_r(m_IR[0]);
btst r8_r(m_IR[0] >> 4)
prefetch
6400 ff00 0 or.w r16h r16l h
m_TMP1 = r16_r(m_IR[0] >> 4) | r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
6500 ff00 0 xor.w r16h r16l h
m_TMP1 = r16_r(m_IR[0] >> 4) ^ r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
6600 ff00 0 and.w r16h r16l h
m_TMP1 = r16_r(m_IR[0] >> 4) & r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
6700 ff80 0 bst imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bst m_IR[0] >> 4
r8_w(m_IR[0], m_TMP1);
prefetch
6780 ff80 0 bist imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bist m_IR[0] >> 4
r8_w(m_IR[0], m_TMP1);
prefetch
6800 ff80 0 mov.b r16ih r8l o
prefetch_start
m_TMP1 = read8(r16_r(m_IR[0] >> 4));
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6800 ff80 0 mov.b r32ih r8l h
prefetch_start
m_TMP1 = read8(r32_r(m_IR[0] >> 4));
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6880 ff80 0 mov.b r8l r16ih o
prefetch_start
m_TMP1 = r8_r(m_IR[0]);
set_nzv8(m_TMP1);
write8(r16_r((m_IR[0] >> 4) & 7), m_TMP1);
prefetch_done();
6880 ff80 0 mov.b r8l r32ih h
prefetch_start
m_TMP1 = r8_r(m_IR[0]);
set_nzv8(m_TMP1);
write8(r32_r(m_IR[0] >> 4), m_TMP1);
prefetch_done();
6900 ff88 0 mov.w r16ih r16l o
prefetch_start
m_TMP1 = read16(r16_r(m_IR[0] >> 4));
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6900 ff80 0 mov.w r32ih r16l h
prefetch_start
m_TMP1 = read16(r32_r(m_IR[0] >> 4));
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6980 ff88 0 mov.w r16l r16ih o
prefetch_start
m_TMP1 = r16_r(m_IR[0]);
set_nzv16(m_TMP1);
write16(r16_r((m_IR[0] >> 4) & 7), m_TMP1);
prefetch_done();
6980 ff80 0 mov.w r16l r32ih h
prefetch_start
m_TMP1 = r16_r(m_IR[0]);
set_nzv16(m_TMP1);
write16(r32_r(m_IR[0] >> 4), m_TMP1);
prefetch_done();
6a00 fff0 0 mov.b abs16 r8l
prefetch_start
m_TMP1 = read8(s16(m_IR[1]));
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6a106300 ffffff0f 1 btst r8h abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
btst r8_r(m_IR[2] >> 4)
prefetch
6a107300 ffffff8f 1 btst imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
btst m_IR[2] >> 4
prefetch
6a107400 ffffff8f 1 bor imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bor m_IR[2] >> 4
prefetch
6a107480 ffffff8f 1 bior imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bior m_IR[2] >> 4
prefetch
6a107500 ffffff8f 1 bxor imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bxor m_IR[2] >> 4
prefetch
6a107580 ffffff8f 1 bixor imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bixor m_IR[2] >> 4
prefetch
6a107600 ffffff8f 1 band imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
band m_IR[2] >> 4
prefetch
6a107680 ffffff8f 1 biand imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
biand m_IR[2] >> 4
prefetch
6a107700 ffffff8f 1 bld imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bld m_IR[2] >> 4
prefetch
6a107780 ffffff8f 1 bild imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
bild m_IR[2] >> 4
prefetch
6a186000 ffffff0f 1 bset r8h abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bset r8_r(m_IR[2] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a186100 ffffff0f 1 bnot r8h abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bnot r8_r(m_IR[2] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a186200 ffffff0f 1 bclr r8h abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bclr r8_r(m_IR[2] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a186700 ffffff8f 1 bst imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bst m_IR[2] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a186780 ffffff8f 1 bist imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bist m_IR[2] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a187000 ffffff8f 1 bset imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bset m_IR[2] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a187100 ffffff8f 1 bnot imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bnot m_IR[2] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a187200 ffffff8f 1 bclr imm3 abs16 s20
m_TMP2 = s16(m_IR[1]);
m_TMP1 = read8(m_TMP2);
prefetch_start
bclr m_IR[2] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a20 fff0 0 mov.b abs32 r8l h
prefetch_start
m_TMP1 = read8((m_IR[1] << 16) | m_IR[2]);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6a306300 ffffff0f 2 btst r8h abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
btst r8_r(m_IR[3] >> 4)
prefetch
6a307300 ffffff8f 2 btst imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
btst m_IR[3] >> 4
prefetch
6a307400 ffffff8f 2 bor imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bor m_IR[3] >> 4
prefetch
6a307480 ffffff8f 2 bior imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bior m_IR[3] >> 4
prefetch
6a307500 ffffff8f 2 bxor imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bxor m_IR[3] >> 4
prefetch
6a307580 ffffff8f 2 bixor imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bixor m_IR[3] >> 4
prefetch
6a307600 ffffff8f 2 band imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
band m_IR[3] >> 4
prefetch
6a307680 ffffff8f 2 biand imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
biand m_IR[3] >> 4
prefetch
6a307700 ffffff8f 2 bld imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bld m_IR[3] >> 4
prefetch
6a307780 ffffff8f 2 bild imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
bild m_IR[3] >> 4
prefetch
6a386000 ffffff0f 2 bset r8h abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bset r8_r(m_IR[3] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a386100 ffffff0f 2 bnot r8h abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bnot r8_r(m_IR[3] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a386200 ffffff0f 2 bclr r8h abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bclr r8_r(m_IR[3] >> 4)
write8(m_TMP2, m_TMP1);
prefetch_done();
6a386700 ffffff8f 2 bst imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bst m_IR[3] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a386780 ffffff8f 2 bist imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bist m_IR[3] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a387000 ffffff8f 2 bset imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bset m_IR[3] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a387100 ffffff8f 2 bnot imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bnot m_IR[3] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a387200 ffffff8f 2 bclr imm3 abs32 s20
m_TMP2 = (m_IR[1] << 16) | m_IR[2];
m_TMP1 = read8(m_TMP2);
prefetch_start
bclr m_IR[3] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
6a40 fff0 0 movfpe abs16 r8l
// TODO: timing
prefetch_start
m_TMP1 = read8(s16(m_IR[1]));
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6a80 fff0 0 mov.b r8l abs16
prefetch_start
m_TMP1 = r8_r(m_IR[0]);
set_nzv8(m_TMP1);
write8(s16(m_IR[1]), m_TMP1);
prefetch_done();
6aa0 fff0 0 mov.b r8l abs32 h
prefetch_start
m_TMP1 = r8_r(m_IR[0]);
set_nzv8(m_TMP1);
write8((m_IR[1] << 16) | m_IR[2], m_TMP1);
prefetch_done();
6ac0 fff0 0 movtpe r8l abs16
// TODO: timing
prefetch_start
m_TMP1 = r8_r(m_IR[0]);
set_nzv8(m_TMP1);
write8(s16(m_IR[1]), m_TMP1);
prefetch_done();
6b00 fff0 0 mov.w abs16 r16l
prefetch_start
m_TMP1 = read16(s16(m_IR[1]));
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6b20 fff0 0 mov.w abs32 r16l h
prefetch_start
m_TMP1 = read16((m_IR[1] << 16) | m_IR[2]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6b80 fff0 0 mov.w r16l abs16
prefetch_start
m_TMP1 = r16_r(m_IR[0]);
set_nzv16(m_TMP1);
write16(s16(m_IR[1]), m_TMP1);
prefetch_done();
6ba0 fff0 0 mov.w r16l abs32 h
prefetch_start
m_TMP1 = r16_r(m_IR[0]);
set_nzv16(m_TMP1);
write16((m_IR[1] << 16) | m_IR[2], m_TMP1);
prefetch_done();
6c00 ff80 0 mov.b r16ph r8l o
m_TMP2 = r16_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP1 = read8(m_TMP2);
m_TMP2 += 1;
r16_w(m_IR[0] >> 4, m_TMP2);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6c00 ff80 0 mov.b r32ph r8l h
m_TMP2 = r32_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP1 = read8(m_TMP2);
m_TMP2 += 1;
r32_w(m_IR[0] >> 4, m_TMP2);
set_nzv8(m_TMP1);
r8_w(m_IR[0], m_TMP1);
prefetch_done();
6c80 ff80 0 mov.b r8l pr16h o
m_TMP1 = r8_r(m_IR[0]);
m_TMP2 = r16_r((m_IR[0] >> 4) & 7);
prefetch_start
internal(1);
m_TMP2 -= 1;
r16_w((m_IR[0] >> 4) & 7, m_TMP2);
set_nzv8(m_TMP1);
write8(m_TMP2, m_TMP1);
prefetch_done();
6c80 ff80 0 mov.b r8l pr32h h
m_TMP1 = r8_r(m_IR[0]);
m_TMP2 = r32_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP2 -= 1;
r32_w(m_IR[0] >> 4, m_TMP2);
set_nzv8(m_TMP1);
write8(m_TMP2, m_TMP1);
prefetch_done();
6d00 ff88 0 mov.w r16ph r16l o
m_TMP2 = r16_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP1 = read16(m_TMP2);
m_TMP2 += 2;
r16_w(m_IR[0] >> 4, m_TMP2);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6d00 ff80 0 mov.w r32ph r16l h
m_TMP2 = r32_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP1 = read16(m_TMP2);
m_TMP2 += 2;
r32_w(m_IR[0] >> 4, m_TMP2);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch_done();
6d80 ff88 0 mov.w r16l pr16h o
m_TMP1 = r16_r(m_IR[0]);
m_TMP2 = r16_r((m_IR[0] >> 4) & 7);
prefetch_start
internal(1);
m_TMP2 -= 2;
r16_w((m_IR[0] >> 4) & 7, m_TMP2);
set_nzv16(m_TMP1);
write16(m_TMP2, m_TMP1);
prefetch_done();
6d80 ff80 0 mov.w r16l pr32h h
m_TMP1 = r16_r(m_IR[0]);
m_TMP2 = r32_r(m_IR[0] >> 4);
prefetch_start
internal(1);
m_TMP2 -= 2;
r32_w(m_IR[0] >> 4, m_TMP2);
set_nzv16(m_TMP1);
write16(m_TMP2, m_TMP1);
prefetch_done();
6e00 ff80 0 mov.b r16d16h r8l o
prefetch_start
m_TMP1 = u16(r16_r(m_IR[0] >> 4) + s16(m_IR[1]));
m_TMP2 = read8(m_TMP1);
set_nzv8(m_TMP2);
r8_w(m_IR[0], m_TMP2);
prefetch_done();
6e00 ff80 0 mov.b r32d16h r8l h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + s16(m_IR[1]);
m_TMP2 = read8(m_TMP1);
set_nzv8(m_TMP2);
r8_w(m_IR[0], m_TMP2);
prefetch_done();
6e80 ff80 0 mov.b r8l r16d16h o
prefetch_start
m_TMP1 = u16(r16_r((m_IR[0] >> 4) & 7) + s16(m_IR[1]));
m_TMP2 = r8_r(m_IR[0]);
set_nzv8(m_TMP2);
write8(m_TMP1, m_TMP2);
prefetch_done();
6e80 ff80 0 mov.b r8l r32d16h h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + s16(m_IR[1]);
m_TMP2 = r8_r(m_IR[0]);
set_nzv8(m_TMP2);
write8(m_TMP1, m_TMP2);
prefetch_done();
6f00 ff80 0 mov.w r16d16h r16l o
prefetch_start
m_TMP1 = u16(r16_r(m_IR[0] >> 4) + s16(m_IR[1]));
m_TMP2 = read16(m_TMP1);
set_nzv16(m_TMP2);
r16_w(m_IR[0], m_TMP2);
prefetch_done();
6f00 ff80 0 mov.w r32d16h r16l h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + s16(m_IR[1]);
m_TMP2 = read16(m_TMP1);
set_nzv16(m_TMP2);
r16_w(m_IR[0], m_TMP2);
prefetch_done();
6f80 ff80 0 mov.w r16l r16d16h o
prefetch_start
m_TMP1 = u16(r16_r((m_IR[0] >> 4) & 7) + s16(m_IR[1]));
m_TMP2 = r16_r(m_IR[0]);
set_nzv16(m_TMP2);
write16(m_TMP1, m_TMP2);
prefetch_done();
6f80 ff80 0 mov.w r16l r32d16h h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + s16(m_IR[1]);
m_TMP2 = r16_r(m_IR[0]);
set_nzv16(m_TMP2);
write16(m_TMP1, m_TMP2);
prefetch_done();
7000 ff80 0 bset imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bset m_IR[0] >> 4
r8_w(m_IR[0], m_TMP1);
prefetch
7100 ff80 0 bnot imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bnot m_IR[0] >> 4
r8_w(m_IR[0], m_TMP1);
prefetch
7200 ff80 0 bclr imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bclr m_IR[0] >> 4
r8_w(m_IR[0], m_TMP1);
prefetch
7300 ff80 0 btst imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
btst m_IR[0] >> 4
prefetch
7400 ff80 0 bor imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bor m_IR[0] >> 4
prefetch
7480 ff80 0 bior imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bior m_IR[0] >> 4
prefetch
7500 ff80 0 bxor imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bxor m_IR[0] >> 4
prefetch
7580 ff80 0 bixor imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bixor m_IR[0] >> 4
prefetch
7600 ff80 0 band imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
band m_IR[0] >> 4
prefetch
7680 ff80 0 biand imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
biand m_IR[0] >> 4
prefetch
7700 ff80 0 bld imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bld m_IR[0] >> 4
prefetch
7780 ff80 0 bild imm3 r8l
m_TMP1 = r8_r(m_IR[0]);
bild m_IR[0] >> 4
prefetch
78006a20 ff8ffff0 0 mov.b r32d32hh r8l h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + (m_IR[2] << 16) + m_IR[3];
m_TMP2 = read8(m_TMP1);
set_nzv8(m_TMP2);
r8_w(m_IR[1], m_TMP2);
prefetch_done();
78006aa0 ff8ffff0 0 mov.b r8l r32d32hh h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + (m_IR[2] << 16) + m_IR[3];
m_TMP2 = r8_r(m_IR[1]);
set_nzv8(m_TMP2);
write8(m_TMP1, m_TMP2);
prefetch_done();
78006b20 ff8ffff0 0 mov.w r32d32hh r16l h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + (m_IR[2] << 16) + m_IR[3];
m_TMP2 = read16(m_TMP1);
set_nzv16(m_TMP2);
r16_w(m_IR[1], m_TMP2);
prefetch_done();
78006ba0 ff8ffff0 0 mov.w r16l r32d32hh h
prefetch_start
m_TMP1 = r32_r(m_IR[0] >> 4) + (m_IR[2] << 16) + m_IR[3];
m_TMP2 = r16_r(m_IR[1]);
set_nzv16(m_TMP2);
write16(m_TMP1, m_TMP2);
prefetch_done();
7900 fff0 0 mov.w imm16 r16l
set_nzv16(m_IR[1]);
r16_w(m_IR[0], m_IR[1]);
prefetch
7910 fff0 0 add.w imm16 r16l h
r16_w(m_IR[0], do_add16(r16_r(m_IR[0]), m_IR[1]));
prefetch
7920 fff0 0 cmp.w imm16 r16l h
do_sub16(r16_r(m_IR[0]), m_IR[1]);
prefetch
7930 fff0 0 sub.w imm16 r16l h
r16_w(m_IR[0], do_sub16(r16_r(m_IR[0]), m_IR[1]));
prefetch
7940 fff0 0 or.w imm16 r16l h
m_TMP1 = m_IR[1] | r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
7950 fff0 0 xor.w imm16 r16l h
m_TMP1 = m_IR[1] ^ r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
7960 fff0 0 and.w imm16 r16l h
m_TMP1 = m_IR[1] & r16_r(m_IR[0]);
set_nzv16(m_TMP1);
r16_w(m_IR[0], m_TMP1);
prefetch
7a00 fff8 0 mov.l imm32 r32l h
m_TMP1 = (m_IR[1] << 16) | m_IR[2];
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
7a10 fff8 0 add.l imm32 r32l h
r32_w(m_IR[0], do_add32(r32_r(m_IR[0]), (m_IR[1] << 16) | m_IR[2]));
prefetch
7a20 fff8 0 cmp.l imm32 r32l h
do_sub32(r32_r(m_IR[0]), (m_IR[1] << 16) | m_IR[2]);
prefetch
7a30 fff8 0 sub.l imm32 r32l h
r32_w(m_IR[0], do_sub32(r32_r(m_IR[0]), (m_IR[1] << 16) | m_IR[2]));
prefetch
7a40 fff8 0 or.l imm32 r32l h
m_TMP1 = r32_r(m_IR[0]) | ((m_IR[1] << 16) | m_IR[2]);
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
7a50 fff8 0 xor.l imm32 r32l h
m_TMP1 = r32_r(m_IR[0]) ^ ((m_IR[1] << 16) | m_IR[2]);
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
7a60 fff8 0 and.l imm32 r32l h
m_TMP1 = r32_r(m_IR[0]) & ((m_IR[1] << 16) | m_IR[2]);
set_nzv32(m_TMP1);
r32_w(m_IR[0], m_TMP1);
prefetch
7b5c598f ffffffff 0 eepmov.b - - o
while(r8_r(4+8)) {
m_TMP1 = read8(r16_r(5));
write8(r16_r(6), m_TMP1);
r16_w(5, r16_r(5)+1);
r16_w(6, r16_r(6)+1);
r8_w(4+8, r8_r(4+8)-1);
}
prefetch
7b5c598f ffffffff 0 eepmov.b - - h
while(r8_r(4+8)) {
m_TMP1 = read8(r32_r(5));
write8(r32_r(6), m_TMP1);
r32_w(5, r32_r(5)+1);
r32_w(6, r32_r(6)+1);
r8_w(4+8, r8_r(4+8)-1);
}
prefetch
7bd4598f ffffffff 0 eepmov.w - - h
while(r16_r(4)) {
m_TMP1 = read8(r32_r(5));
write8(r32_r(6), m_TMP1);
r32_w(5, r32_r(5)+1);
r32_w(6, r32_r(6)+1);
r16_w(4, r16_r(4)-1);
}
prefetch
7c006300 ff8fff0f 0 btst r8h r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
btst r8_r(m_IR[1] >> 4)
prefetch
7c006300 ff8fff0f 0 btst r8h r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
btst r8_r(m_IR[1] >> 4)
prefetch
7c007300 ff8fff8f 0 btst imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
btst m_IR[1] >> 4
prefetch
7c007300 ff8fff8f 0 btst imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
btst m_IR[1] >> 4
prefetch
7c007400 ff8fff8f 0 bor imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bor m_IR[1] >> 4
prefetch
7c007400 ff8fff8f 0 bor imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bor m_IR[1] >> 4
prefetch
7c007480 ff8fff8f 0 bior imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bior m_IR[1] >> 4
prefetch
7c007480 ff8fff8f 0 bior imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bior m_IR[1] >> 4
prefetch
7c007500 ff8fff8f 0 bxor imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bxor m_IR[1] >> 4
prefetch
7c007500 ff8fff8f 0 bxor imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bxor m_IR[1] >> 4
prefetch
7c007580 ff8fff8f 0 bixor imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bixor m_IR[1] >> 4
prefetch
7c007580 ff8fff8f 0 bixor imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bixor m_IR[1] >> 4
prefetch
7c007600 ff8fff8f 0 band imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
band m_IR[1] >> 4
prefetch
7c007600 ff8fff8f 0 band imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
band m_IR[1] >> 4
prefetch
7c007680 ff8fff8f 0 biand imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
biand m_IR[1] >> 4
prefetch
7c007680 ff8fff8f 0 biand imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
biand m_IR[1] >> 4
prefetch
7c007700 ff8fff8f 0 bld imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bld m_IR[1] >> 4
prefetch
7c007700 ff8fff8f 0 bld imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bld m_IR[1] >> 4
prefetch
7c007780 ff8fff8f 0 bild imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bild m_IR[1] >> 4
prefetch
7c007780 ff8fff8f 0 bild imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bild m_IR[1] >> 4
prefetch
7d006000 ff8fff0f 0 bset r8h r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bset r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006000 ff8fff0f 0 bset r8h r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bset r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006100 ff8fff0f 0 bnot r8h r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bnot r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006100 ff8fff0f 0 bnot r8h r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bnot r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006200 ff8fff0f 0 bclr r8h r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bclr r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006200 ff8fff0f 0 bclr r8h r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bclr r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006700 ff8fff8f 0 bst imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bst m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006700 ff8fff8f 0 bst imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bst m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006780 ff8fff8f 0 bist imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bist m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d006780 ff8fff8f 0 bist imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bist m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007000 ff8fff8f 0 bset imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bset m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007000 ff8fff8f 0 bset imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bset m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007100 ff8fff8f 0 bnot imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bnot m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007100 ff8fff8f 0 bnot imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bnot m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007200 ff8fff8f 0 bclr imm3 r16ihh o
m_TMP2 = r16_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bclr m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7d007200 ff8fff8f 0 bclr imm3 r32ihh h
m_TMP2 = r32_r(m_IR[0] >> 4);
m_TMP1 = read8(m_TMP2);
bclr m_IR[1] >> 4
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7e006300 ff00ff0f 0 btst r8h abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
btst r8_r(m_IR[1] >> 4)
prefetch
7e007300 ff00ff8f 0 btst imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
btst m_IR[1] >> 4
prefetch
7e007400 ff00ff8f 0 bor imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bor m_IR[1] >> 4
prefetch
7e007480 ff00ff8f 0 bior imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bior m_IR[1] >> 4
prefetch
7e007500 ff00ff8f 0 bxor imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bxor m_IR[1] >> 4
prefetch
7e007580 ff00ff8f 0 bixor imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bixor m_IR[1] >> 4
prefetch
7e007600 ff00ff8f 0 band imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
band m_IR[1] >> 4
prefetch
7e007680 ff00ff8f 0 biand imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
biand m_IR[1] >> 4
prefetch
7e007700 ff00ff8f 0 bld imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bld m_IR[1] >> 4
prefetch
7e007780 ff00ff8f 0 bild imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bild m_IR[1] >> 4
prefetch
7f006000 ff00ff0f 0 bset r8h abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bset r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7f006100 ff00ff0f 0 bnot r8h abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bnot r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7f006200 ff00ff0f 0 bclr r8h abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
bclr r8_r(m_IR[1] >> 4)
prefetch_start
write8(m_TMP2, m_TMP1);
prefetch_done();
7f006700 ff00ff8f 0 bst imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
prefetch_start
bst m_IR[1] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
7f006780 ff00ff8f 0 bist imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
prefetch_start
bist m_IR[1] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
7f007000 ff00ff8f 0 bset imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
prefetch_start
bset m_IR[1] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
7f007100 ff00ff8f 0 bnot imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
prefetch_start
bnot m_IR[1] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
7f007200 ff00ff8f 0 bclr imm3 abs8
m_TMP2 = 0xffffff00 | m_IR[0];
m_TMP1 = read8(m_TMP2);
prefetch_start
bclr m_IR[1] >> 4
write8(m_TMP2, m_TMP1);
prefetch_done();
8000 f000 0 add.b imm8 r8u
r8_w(m_IR[0] >> 8, do_add8(r8_r(m_IR[0] >> 8), m_IR[0]));
prefetch
9000 f000 0 addx.b imm8 r8u
r8_w(m_IR[0] >> 8, do_addx8(r8_r(m_IR[0] >> 8), m_IR[0]));
prefetch
a000 f000 0 cmp.b imm8 r8u
do_sub8(r8_r(m_IR[0] >> 8), m_IR[0]);
prefetch
b000 f000 0 subx.b imm8 r8u
r8_w(m_IR[0] >> 8, do_subx8(r8_r(m_IR[0] >> 8), m_IR[0]));
prefetch
c000 f000 0 or.b imm8 r8u
m_TMP1 = m_IR[0] | r8_r(m_IR[0] >> 8);
set_nzv8(m_TMP1);
r8_w(m_IR[0] >> 8, m_TMP1);
prefetch
d000 f000 0 xor.b imm8 r8u
m_TMP1 = m_IR[0] ^ r8_r(m_IR[0] >> 8);
set_nzv8(m_TMP1);
r8_w(m_IR[0] >> 8, m_TMP1);
prefetch
e000 f000 0 and.b imm8 r8u
m_TMP1 = m_IR[0] & r8_r(m_IR[0] >> 8);
set_nzv8(m_TMP1);
r8_w(m_IR[0] >> 8, m_TMP1);
prefetch
f000 f000 0 mov.b imm8 r8u
set_nzv8(m_IR[0]);
r8_w(m_IR[0] >> 8, m_IR[0]);
prefetch
|