summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/tanbus/tug64k.h
blob: e6163d7a187d13cb20f6d971f1a678d022d79c0f (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
// license:BSD-3-Clause
// copyright-holders:Nigel Barnes
/**********************************************************************

    TUG 64K Dynamic RAM Board

**********************************************************************/


#ifndef MAME_BUS_TANBUS_TUG64K_H
#define MAME_BUS_TANBUS_TUG64K_H

#pragma once

#include "bus/tanbus/tanbus.h"

//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

class tanbus_tug64k_device :
	public device_t,
	public device_tanbus_interface
{
public:
	// construction/destruction
	tanbus_tug64k_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

protected:
	// device-level overrides
	virtual void device_start() override;

	// optional information overrides
	virtual ioport_constructor device_input_ports() const override;

	virtual uint8_t read(offs_t offset, int inhrom, int inhram, int be) override;
	virtual void write(offs_t offset, uint8_t data, int inhrom, int inhram, int be) override;

private:
	required_ioport_array<2> m_dsw;
	std::unique_ptr<uint8_t[]> m_ram;

	bool ram_enabled(offs_t offset, int inhrom, int inhram, int be);
};


// device type definition
DECLARE_DEVICE_TYPE(TANBUS_TUG64K, tanbus_tug64k_device)


#endif // MAME_BUS_TANBUS_TUG64K_H