1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
// license:BSD-3-Clause
// copyright-holders:Miodrag Milanovic
/***************************************************************************
RC2014 RAM Module
****************************************************************************/
#include "emu.h"
#include "ram.h"
namespace {
//**************************************************************************
// RC2014 32K RAM module
// Module author: Spencer Owen
//**************************************************************************
class ram_32k_device : public device_t, public device_rc2014_card_interface
{
public:
// construction/destruction
ram_32k_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
protected:
// device-level overrides
virtual void device_start() override;
private:
std::unique_ptr<u8[]> m_ram;
};
ram_32k_device::ram_32k_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock)
: device_t(mconfig, RC2014_RAM_32K, tag, owner, clock)
, device_rc2014_card_interface(mconfig, *this)
, m_ram(nullptr)
{
}
void ram_32k_device::device_start()
{
m_ram = std::make_unique<u8[]>(0x8000);
std::fill_n(m_ram.get(), 0x8000, 0xff);
save_pointer(NAME(m_ram), 0x8000);
m_bus->installer(AS_PROGRAM)->install_ram(0x8000, 0xffff, m_ram.get());
}
//**************************************************************************
// RC2014 64K RAM module
// Module author: Spencer Owen
//**************************************************************************
//**************************************************************************
// ram_64k_base
//**************************************************************************
class ram_64k_base : public device_t
{
protected:
// construction/destruction
ram_64k_base(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, const XTAL &clock);
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
virtual void device_post_load() override { update_banks(); }
virtual ioport_constructor device_input_ports() const override;
DECLARE_WRITE_LINE_MEMBER( page_w ) { m_bank = state; update_banks(); }
virtual void update_banks() = 0;
// base-class members
int m_bank;
std::unique_ptr<u8[]> m_ram;
required_ioport m_start_addr;
required_ioport m_paged;
};
ram_64k_base::ram_64k_base(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, const XTAL &clock)
: device_t(mconfig, type, tag, owner, clock)
, m_bank(0)
, m_ram(nullptr)
, m_start_addr(*this, "START_ADDR")
, m_paged(*this, "PAGED")
{
}
void ram_64k_base::device_start()
{
m_ram = std::make_unique<u8[]>(0x10000);
std::fill_n(m_ram.get(), 0x10000, 0xff);
save_pointer(NAME(m_ram), 0x10000);
save_item(NAME(m_bank));
}
void ram_64k_base::device_reset()
{
m_bank = 0;
update_banks();
}
static INPUT_PORTS_START( ram_64k_jumpers )
PORT_START("START_ADDR")
PORT_CONFNAME( 0x7, 0x0, "Start address" )
PORT_CONFSETTING( 0x0, "0x0000" )
PORT_CONFSETTING( 0x1, "0x1000" )
PORT_CONFSETTING( 0x2, "0x2000" )
PORT_CONFSETTING( 0x4, "0x4000" )
PORT_START("PAGED")
PORT_CONFNAME( 0x1, 0x1, "Paged" )
PORT_CONFSETTING( 0x0, DEF_STR( No ) )
PORT_CONFSETTING( 0x1, DEF_STR( Yes ) )
INPUT_PORTS_END
ioport_constructor ram_64k_base::device_input_ports() const
{
return INPUT_PORTS_NAME( ram_64k_jumpers );
}
//**************************************************************************
// RC2014 64K RAM module in extended bus
//**************************************************************************
class ram_64k_device : public ram_64k_base, public device_rc2014_ext_card_interface
{
public:
// construction/destruction
ram_64k_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
protected:
// device-level overrides
virtual void device_reset() override;
virtual void device_resolve_objects() override;
// base-class overrides
void update_banks() override;
};
ram_64k_device::ram_64k_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock)
: ram_64k_base(mconfig, RC2014_RAM_64K, tag, owner, clock)
, device_rc2014_ext_card_interface(mconfig, *this)
{
}
void ram_64k_device::device_reset()
{
ram_64k_base::device_reset();
if (m_paged->read())
m_bus->installer(AS_PROGRAM)->install_ram(0x8000, 0xffff, m_ram.get() + 0x8000);
else
m_bus->installer(AS_PROGRAM)->install_ram(m_start_addr->read() * 0x1000, 0xffff, m_ram.get() + m_start_addr->read() * 0x1000);
}
void ram_64k_device::device_resolve_objects()
{
m_bus->page_callback().append(*this, FUNC(ram_64k_device::page_w));
}
void ram_64k_device::update_banks()
{
if (m_paged->read() == 0) return; // If not paged skip
if (m_bank == 0)
m_bus->installer(AS_PROGRAM)->install_writeonly(0x0000, 0x7fff, m_ram.get());
else
m_bus->installer(AS_PROGRAM)->install_ram(0x0000, 0x7fff, m_ram.get());
}
//**************************************************************************
// RC2014 64K RAM module in standard bus
//**************************************************************************
class ram_64k_device_40pin : public ram_64k_base, public device_rc2014_card_interface
{
public:
// construction/destruction
ram_64k_device_40pin(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock);
protected:
// device-level overrides
virtual void device_reset() override;
// base-class overrides
void update_banks() override {};
};
ram_64k_device_40pin::ram_64k_device_40pin(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock)
: ram_64k_base(mconfig, RC2014_RAM_64K_40P, tag, owner, clock)
, device_rc2014_card_interface(mconfig, *this)
{
}
void ram_64k_device_40pin::device_reset()
{
ram_64k_base::device_reset();
// page pin not connected so we can set all at once
if (m_paged->read())
{
m_bus->installer(AS_PROGRAM)->install_ram(0x8000, 0xffff, m_ram.get() + 0x8000);
m_bus->installer(AS_PROGRAM)->install_writeonly(0x0000, 0x7fff, m_ram.get());
}
else
{
m_bus->installer(AS_PROGRAM)->install_ram(m_start_addr->read() * 0x1000, 0xffff, m_ram.get() + m_start_addr->read() * 0x1000);
}
}
}
//**************************************************************************
// DEVICE DEFINITIONS
//**************************************************************************
DEFINE_DEVICE_TYPE_PRIVATE(RC2014_RAM_32K, device_rc2014_card_interface, ram_32k_device, "rc2014_ram_32k", "RC2014 32K RAM module")
DEFINE_DEVICE_TYPE_PRIVATE(RC2014_RAM_64K, device_rc2014_ext_card_interface, ram_64k_device, "rc2014_ram_64k", "RC2014 64K RAM module")
DEFINE_DEVICE_TYPE_PRIVATE(RC2014_RAM_64K_40P, device_rc2014_card_interface, ram_64k_device_40pin, "rc2014_ram_64k_40p", "RC2014 64K RAM module (40 pin)")
|