summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/pc98_cbus/lha201.cpp
blob: ab84a39c710b1537054a2ef376049c9020e4a3e0 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
// license:BSD-3-Clause
// copyright-holders:Angelo Salese
/**************************************************************************************************

Logitec LHA-201/20B SCSI-2

PC-9801-92 derived?

https://98epjunk.shakunage.net/sw/ext_card/ext_card_doc/lha201.txt
Maximum -chs 13329,15,63 according to link above (for LHA-20B BIOS, TBD for LHA-201)

TODO:
- Can't IPL boot as standalone (requires a bootable IDE BIOS and moving of ROM window here),
  uses SC_MODE_SENSE_6 pages 0xc3 and 0xc4, then SC_READ_CAPACITY, finally keeps SC_TEST_UNIT_READY
  -> SC_REQUEST_SENSE with length = 0x16 trimmed internally with 18 (?).
  What it reads comes from initial device_reset sense request.
- Need data throttle between here, wd33c9x and/or NSCSI harddisk, otherwise executing anything will
  fail (should be fixed with pc98_hd option?);
- PIO mode (involves port $cc6 and a ready flag in port $37 bit 0)
- Remaining remap options;

**************************************************************************************************/

#include "emu.h"
#include "lha201.h"

DEFINE_DEVICE_TYPE(LHA201, lha201_device, "lha201", "Logitec LHA-201/20B SCSI interface")

lha201_device::lha201_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: pc9801_55_device(mconfig, LHA201, tag, owner, clock)
	, m_dsw3(*this, "DSW3")
{
	m_space_io_config = address_space_config("io_regs", ENDIANNESS_LITTLE, 8, 8, 0, address_map_constructor(FUNC(lha201_device::internal_map), this));
}

ROM_START( lha201 )
	ROM_REGION16_LE( 0x10000, "bios", ROMREGION_ERASEFF )
	ROM_LOAD("lha-201_ver1.33.ic3", 0x0000, 0x8000, CRC(a5995180) SHA1(4316fd50ce03d1b8f522327c8caa79edc88ac55a) )
ROM_END

const tiny_rom_entry *lha201_device::device_rom_region() const
{
	return ROM_NAME( lha201 );
}

void lha201_device::device_add_mconfig(machine_config &config)
{
	pc9801_55_device::device_add_mconfig(config);
	// two xtals, 28 MHz (MX2) and 20 MHz (MX1)

	// FIXME: check frequency select in wd core
	WD33C93B(config.replace(), m_wdc, 20'000'000 / 4);
	m_scsi_bus->set_external_device(7, m_wdc);
	m_wdc->irq_cb().set(DEVICE_SELF, FUNC(lha201_device::scsi_irq_w));
	m_wdc->drq_cb().set(DEVICE_SELF, FUNC(lha201_device::scsi_drq_w));

	// 2x DS21S07A active terminators
	// uPD65641 gate array at IC1, chip labeled BMX-2 "REV 930701 9510WD005"
}

static INPUT_PORTS_START( lha201 )
	PORT_START("DSW1")
	PORT_DIPNAME( 0x07, 0x07, "LHA-201: SCSI board ID") PORT_DIPLOCATION("SCSI_SW1:!1,!2,!3")
	PORT_DIPSETTING(    0x00, "0 (prohibited)" )
	PORT_DIPSETTING(    0x01, "1" )
	PORT_DIPSETTING(    0x02, "2" )
	PORT_DIPSETTING(    0x03, "3" )
	PORT_DIPSETTING(    0x04, "4" )
	PORT_DIPSETTING(    0x05, "5" )
	PORT_DIPSETTING(    0x06, "6" )
	PORT_DIPSETTING(    0x07, "7" )
	PORT_DIPNAME( 0x38, 0x18, "LHA-201: Interrupt level") PORT_DIPLOCATION("SCSI_SW1:!4,!5,!6")
	PORT_DIPSETTING(    0x00, "INT0" )
	PORT_DIPSETTING(    0x08, "INT1" )
	PORT_DIPSETTING(    0x10, "INT2" )
	PORT_DIPSETTING(    0x18, "INT3" )
	PORT_DIPSETTING(    0x20, "INT5" )
	PORT_DIPSETTING(    0x28, "INT6" )
	PORT_DIPSETTING(    0x30, DEF_STR( Unknown ) )
	PORT_DIPSETTING(    0x38, DEF_STR( Unknown ) )
	PORT_DIPNAME( 0xc0, 0x00, "LHA-201: DMA channel") PORT_DIPLOCATION("SCSI_SW1:!7,!8")
	PORT_DIPSETTING(    0x00, "0" )
	PORT_DIPSETTING(    0x40, "1 (prohibited)" )
	PORT_DIPSETTING(    0x80, "2" )
	PORT_DIPSETTING(    0xc0, "3" )

	PORT_START("DSW2")
	PORT_DIPNAME( 0x07, 0x06, "LHA-201: ROM address") PORT_DIPLOCATION("SCSI_SW2:!1,!2,!3")
	PORT_DIPSETTING(    0x00, "0xd0000-0xd0fff" )
	PORT_DIPSETTING(    0x01, "0xd2000-0xd2fff" )
	PORT_DIPSETTING(    0x02, "0xd4000-0xd4fff" )
	PORT_DIPSETTING(    0x03, "0xd6000-0xd6fff" )
	PORT_DIPSETTING(    0x04, "0xd8000-0xd8fff" )
	PORT_DIPSETTING(    0x05, "0xda000-0xdafff" )
	PORT_DIPSETTING(    0x06, "0xdc000-0xdcfff" )
	PORT_DIPSETTING(    0x07, "0xde000-0xdefff" )
	PORT_DIPNAME( 0x18, 0x10, "LHA-201: ROM address high reso") PORT_DIPLOCATION("SCSI_SW2:!4,!5")
	PORT_DIPSETTING(    0x00, "0xe8000-0xe8fff" )
	PORT_DIPSETTING(    0x08, "0xea000-0xeafff" )
	PORT_DIPSETTING(    0x10, "0xec000-0xecfff" )
	PORT_DIPSETTING(    0x18, "0xee000-0xeefff" )
	PORT_DIPNAME( 0x60, 0x60, "LHA-201: Model") PORT_DIPLOCATION("SCSI_SW2:!6,!7")
	PORT_DIPSETTING(    0x00, "98XA model" )
	PORT_DIPSETTING(    0x20, "V30 model" )
	PORT_DIPSETTING(    0x40, "98XL,XL^2,RL model" )
	PORT_DIPSETTING(    0x60, "286,386,486 model" )
	PORT_DIPNAME( 0x80, 0x80, "LHA-201: ROM accessibility at Power-On") PORT_DIPLOCATION("SCSI_SW2:!8")
	PORT_DIPSETTING(    0x80, DEF_STR( Yes ))
	PORT_DIPSETTING(    0x00, DEF_STR( No ))

	PORT_START("DSW3")
	PORT_DIPNAME( 0x03, 0x00, "LHA-201: I/O base address") PORT_DIPLOCATION("SCSI_SW3:!1,!2")
	PORT_DIPSETTING(   0x00, "0xcc0")
	PORT_DIPSETTING(   0x01, "0xcd0")
	PORT_DIPSETTING(   0x02, "0xce0")
	PORT_DIPSETTING(   0x03, "0xcf0")
	PORT_DIPNAME( 0x04, 0x00, "LHA-201: Transfer mode setting") PORT_DIPLOCATION("SCSI_SW3:!3")
	PORT_DIPSETTING(    0x00, "Automatic selection (bus master)" )
	PORT_DIPSETTING(    0x04, "I/O transfer fixed")
	// following are all "system use"
	PORT_DIPNAME( 0x08, 0x00, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SCSI_SW3:!4")
	PORT_DIPSETTING(    0x08, DEF_STR( Off ) )
	PORT_DIPSETTING(    0x00, DEF_STR( On ) )
	PORT_DIPNAME( 0x10, 0x00, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SCSI_SW3:!5")
	PORT_DIPSETTING(    0x10, DEF_STR( Off ) )
	PORT_DIPSETTING(    0x00, DEF_STR( On ) )
	PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SCSI_SW3:!6")
	PORT_DIPSETTING(    0x20, DEF_STR( Off ) )
	PORT_DIPSETTING(    0x00, DEF_STR( On ) )
	PORT_DIPNAME( 0x40, 0x00, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SCSI_SW3:!7")
	PORT_DIPSETTING(    0x40, DEF_STR( Off ) )
	PORT_DIPSETTING(    0x00, DEF_STR( On ) )
	PORT_DIPNAME( 0x80, 0x80, DEF_STR( Unknown ) ) PORT_DIPLOCATION("SCSI_SW3:!8")
	PORT_DIPSETTING(    0x80, DEF_STR( Off ) )
	PORT_DIPSETTING(    0x00, DEF_STR( On ) )

	// TODO: SW5 jumper setting

	// TODO: SW6 setting of main unit model
INPUT_PORTS_END

ioport_constructor lha201_device::device_input_ports() const
{
	return INPUT_PORTS_NAME( lha201 );
}


//void lha201_device::device_validity_check(validity_checker &valid) const
//{
//}
//

void lha201_device::device_start()
{
	pc9801_55_device::device_start();
	save_item(NAME(m_port34));
	save_item(NAME(m_port36));

	m_bus->set_dma_channel(0, this, false);
}


//-------------------------------------------------
//  device_reset - device-specific reset
//-------------------------------------------------

void lha201_device::device_reset()
{
	pc9801_55_device::device_reset();
	// TODO: INT5/INT6
	m_int_line = (m_dsw1->read() & 0x18) >> 3;
	m_port34 = 0;
	m_port36 = 0;
}

void lha201_device::remap(int space_id, offs_t start, offs_t end)
{
	if (space_id == AS_PROGRAM)
	{
		// TODO: move base in device_reset
		const u32 m_memory_base = 0x000d0000 + ((m_dsw2->read() & 7) * 0x2000);
		m_bus->space(AS_PROGRAM).install_rom(
			m_memory_base,
			m_memory_base + 0xfff,
			m_bios->base() + m_rom_bank * 0x1000
		);
	}
	else if (space_id == AS_IO)
	{
		m_bus->install_device(0x0000, 0x3fff, *this, &lha201_device::io_map);
	}
}

void lha201_device::io_map(address_map &map)
{
	pc9801_55_device::io_map(map);
//  0xcc6 direct FIFO read/write in PIO mode
}

void lha201_device::internal_map(address_map &map)
{
	pc9801_55_device::internal_map(map);

	// FIFO int guard on NEC, unknown here
	map(0x34, 0x34).lrw8(
		NAME([this] (offs_t offset) {
			return m_port34;
		}),
		NAME([this] (offs_t offset, u8 data) {
			logerror("Port $34 write %02x\n", data);
			m_port34 = data;
		})
	);
	// unknown
	map(0x36, 0x36).lrw8(
		NAME([this] (offs_t offset) {
			return m_port36;
		}),
		NAME([this] (offs_t offset, u8 data) {
			logerror("Port $36 write %02x\n", data);
			m_port36 = data;
		})
	);
	map(0x37, 0x37).lr8(
		NAME([this] (offs_t offset) {
			// TODO: not all of it, bit 0 at least is for a status ready in PIO mode (FFE?)
			return m_dsw3->read();
		})
	);
}