blob: 4fb95109323a20119b7599cb15b97b9b93644005 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
// license:BSD-3-Clause
// copyright-holders:Wilbert Pol
#ifndef MAME_BUS_MSX_SLOT_RAM_MM_H
#define MAME_BUS_MSX_SLOT_RAM_MM_H
#pragma once
#include "slot.h"
class msx_slot_ram_mm_device : public device_t, public msx_internal_slot_interface
{
public:
msx_slot_ram_mm_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
msx_slot_ram_mm_device &set_total_size(u32 total_size) { m_total_size = total_size; return *this; }
msx_slot_ram_mm_device &set_ramio_bits(u8 ramio_set_bits) { m_ramio_set_bits = ramio_set_bits; return *this; }
protected:
virtual void device_start() override;
private:
u8 read_mapper_bank(offs_t offset);
void write_mapper_bank(offs_t offset, u8 data);
std::vector<u8> m_ram;
u32 m_total_size;
u8 m_bank_mask;
u8 m_ramio_set_bits;
memory_bank_array_creator<4> m_rambank;
};
DECLARE_DEVICE_TYPE(MSX_SLOT_RAM_MM, msx_slot_ram_mm_device)
#endif // MAME_BUS_MSX_SLOT_RAM_MM_H
|