blob: 4b571c2ef568cb3cd5f724fc9f5120583d5eb170 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
// license:BSD-3-Clause
// copyright-holders:Wilbert Pol
#ifndef MAME_BUS_MSX_SLOT_FS4600_H
#define MAME_BUS_MSX_SLOT_FS4600_H
#pragma once
#include "slot.h"
#include "machine/nvram.h"
DECLARE_DEVICE_TYPE(MSX_SLOT_FS4600, msx_slot_fs4600_device)
class msx_slot_fs4600_device : public device_t, public msx_internal_slot_interface
{
public:
msx_slot_fs4600_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
// configuration helpers
void set_rom_start(const char *region, uint32_t offset) { m_rom_region.set_tag(region); m_region_offset = offset; }
virtual uint8_t read(offs_t offset) override;
virtual void write(offs_t offset, uint8_t data) override;
protected:
virtual void device_start() override;
virtual void device_post_load() override;
virtual void device_add_mconfig(machine_config &config) override;
void restore_banks();
private:
required_device<nvram_device> m_nvram;
required_memory_region m_rom_region;
uint32_t m_region_offset;
const uint8_t *m_rom;
uint8_t m_selected_bank[4];
const uint8_t *m_bank_base[4];
uint32_t m_sram_address;
uint8_t m_sram[0x1000];
uint8_t m_control;
};
#endif // MAME_BUS_MSX_SLOT_FS4600_H
|