summaryrefslogtreecommitdiffstatshomepage
path: root/3rdparty/lua/README
blob: fe99b874f61688403dd278d441370ee5226fb4b5 (plain) (blame)
1
2
3
4
5
6
This is Lua 5.4.7, released on 13 Jun 2024.

For installation instructions, license details, and
further information about Lua, see doc/readme.html.
7'>177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224
// license:BSD-3-Clause
// copyright-holders:Ryan Holtz
/***************************************************************************

    e132xsfe.cpp

    Front end for Hyperstone recompiler

***************************************************************************/

#include "emu.h"
#include "e132xsfe.h"
#include "32xsdefs.h"

#define FE_DST_CODE ((op & 0xf0) >> 4)
#define FE_SRC_CODE (op & 0x0f)
#define SR_CODE     (1 << 1)

/***************************************************************************
    INSTRUCTION PARSERS
***************************************************************************/

e132xs_frontend::e132xs_frontend(hyperstone_device &cpu, uint32_t window_start, uint32_t window_end, uint32_t max_sequence)
	: drc_frontend(cpu, window_start, window_end, max_sequence)
	, m_cpu(cpu)
{
}

inline uint16_t e132xs_frontend::read_word(opcode_desc &desc)
{
	return m_cpu.m_pr16(desc.physpc);
}

inline uint16_t e132xs_frontend::read_imm1(opcode_desc &desc)
{
	return m_cpu.m_pr16(desc.physpc + 2);
}

inline uint16_t e132xs_frontend::read_imm2(opcode_desc &desc)
{
	return m_cpu.m_pr16(desc.physpc + 4);
}

inline uint32_t e132xs_frontend::read_ldstxx_imm(opcode_desc &desc)
{
	const uint16_t imm1 = read_imm1(desc);
	uint32_t extra_s;
	if (imm1 & 0x8000)
	{
		extra_s = read_imm2(desc);
		extra_s |= ((imm1 & 0xfff) << 16);

		if (imm1 & 0x4000)
			extra_s |= 0xf0000000;
	}
	else
	{
		extra_s = imm1 & 0xfff;

		if (imm1 & 0x4000)
			extra_s |= 0xfffff000;
	}
	return extra_s;
}

inline uint32_t e132xs_frontend::read_limm(opcode_desc &desc, uint16_t op)
{
	static const int32_t immediate_values[16] =
	{
		16, 0, 0, 0, 32, 64, 128, int32_t(uint32_t(0x80000000)),
		-8, -7, -6, -5, -4, -3, -2, -1
	};

	const uint8_t nybble = op & 0xf;
	switch (nybble)
	{
		case 1:
			desc.length = 6;
			return (read_imm1(desc) << 16) | read_imm2(desc);
		case 2:
			desc.length = 4;
			return read_imm1(desc);
		case 3:
			desc.length = 4;
			return 0xffff0000 | read_imm1(desc);
		default:
			return uint32_t(immediate_values[nybble]);
	}
}

inline int32_t e132xs_frontend::decode_pcrel(opcode_desc &desc, uint16_t op)
{
	if (op & 0x80)
	{
		desc.length = 4;

		const uint16_t next = read_imm1(desc);
		int32_t offset = ((op & 0x7f) << 16) | (next & 0xfffe);
		if (next & 1)
			offset |= 0xff800000;

		return offset;
	}
	else
	{
		int32_t offset = op & 0x7e;
		if (op & 1)
			offset |= 0xffffff80;

		return offset;
	}
}

inline int32_t e132xs_frontend::decode_call(opcode_desc &desc)
{
	const uint16_t imm_1 = read_imm1(desc);
	int32_t extra_s = 0;
	if (imm_1 & 0x8000)
	{
		desc.length = 6;
		extra_s = read_imm2(desc);
		extra_s |= ((imm_1 & 0x3fff) << 16);

		if (imm_1 & 0x4000)
			extra_s |= 0xc0000000;
	}
	else
	{
		desc.length = 4;
		extra_s = imm_1 & 0x3fff;
		if (imm_1 & 0x4000)
			extra_s |= 0xffffc000;
	}
	return extra_s;
}


/*-------------------------------------------------
    describe - build a description of a single
    instruction
-------------------------------------------------*/

bool e132xs_frontend::describe(opcode_desc &desc, const opcode_desc *prev)
{
	uint16_t op = desc.opptr.w[0] = read_word(desc);

	/* most instructions are 2 bytes and a single cycle */
	desc.length = 2;
	desc.delayslots = 0;

	const uint32_t gdst_code = FE_DST_CODE;
	const uint32_t gdstf_code = gdst_code + 1;
	const uint32_t gsrc_code = FE_SRC_CODE;
	const uint32_t gsrcf_code = gsrc_code + 1;

	switch (op >> 8)
	{
		case 0x00: // chk global,global
			desc.regin[0] |= 1 << gdst_code;
			desc.regin[0] |= 1 << gsrc_code;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x01: // chk global,local
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x02: // chk local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x03: // chk local,local
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x04: // movd global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gsrcf_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_READS_MEMORY | OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE | OPFLAG_CAN_CAUSE_EXCEPTION | OPFLAG_CAN_CHANGE_MODES;
			}
			desc.regout[0] |= SR_CODE;
			break;
		case 0x05: // movd global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			if (gdst_code == 0)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_READS_MEMORY | OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE | OPFLAG_CAN_CAUSE_EXCEPTION;
			}
			desc.regout[0] |= SR_CODE;
			break;
		case 0x06: // movd local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gsrcf_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x07: // movd local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x08: // divu global,global
		case 0x0c: // divs global,global
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regin[0] |= 1 << gdstf_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x09: // divu global,local
		case 0x0d: // divs global,local
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regin[0] |= 1 << gdstf_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x0a: // divu local,global
		case 0x0e: // divs local,global
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x0b: // divu local,local
		case 0x0f: // divs local,local
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x10: // xm global,global
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x11: // xm global,local
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x12: // xm local,global
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x13: // xm local,local
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			desc.regin[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x14: // mask global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x15: // mask global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x16: // mask local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x17: // mask local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0x18: // sum global,global
		case 0x1c: // sums global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			if (op & 0x4 && gsrc_code != SR_REGISTER) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x19: // sum global,local
		case 0x1d: // sums global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			if (op & 0x4) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x1a: // sum local,global
		case 0x1e: // sums local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			if (op & 0x4 && gsrc_code != SR_REGISTER) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x1b: // sum local,local
		case 0x1f: // sums local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			if (op & 0x4) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x20: // cmp global,global
		case 0x30: // cmpb global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x21: // cmp global,local
		case 0x31: // cmpb global,local
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x22: // cmp local,global
		case 0x32: // cmpb local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x23: // cmp local,local
		case 0x33: // cmpb local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x24: // mov global,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << (gsrc_code + 16);
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				if (gsrc_code != PC_REGISTER)
					desc.targetpc = BRANCH_TARGET_DYNAMIC;
				else
					desc.targetpc = desc.physpc + desc.length;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			else if (gdst_code == 5) // TPR_REGISTER & 0xf
			{
				desc.flags |= OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x25: // mov global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			else if (gdst_code == 5) // TPR_REGISTER & 0xf
			{
				desc.flags |= OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x26: // mov local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << (gsrc_code + 16);
			desc.regout[0] |= SR_CODE;
			break;
		case 0x27: // mov local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x28: // add global,global
		case 0x2c: // adds global,global
		case 0x48: // sub global,global
		case 0x4c: // subs global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // adds, subs
			if (gdst_code == PC_REGISTER)
			{
				if (gsrc_code != PC_REGISTER)
					desc.targetpc = BRANCH_TARGET_DYNAMIC;
				else if (((op >> 8) == 0x28) || ((op >> 8) == 0x2c))
					desc.targetpc = (desc.physpc + desc.length) << 1;
				else
					desc.targetpc = 0;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x29: // add global,local
		case 0x2d: // adds global,local
		case 0x49: // sub global,local
		case 0x4d: // subs global,local
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // adds, subs
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x2a: // add local,global
		case 0x2e: // adds local,global
		case 0x4a: // sub local,global
		case 0x4e: // subs local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // adds, subs
			break;
		case 0x2b: // add local,local
		case 0x2f: // adds local,local
		case 0x4b: // sub local,local
		case 0x4f: // subs local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // adds, subs
			break;
		case 0x34: // andn global,global
		case 0x38: // or global,global
		case 0x3c: // xor global,global
		case 0x54: // and global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				if (gsrc_code != PC_REGISTER)
					desc.targetpc = BRANCH_TARGET_DYNAMIC;
				else if (((op >> 8) == 0x34) || ((op >> 8) == 0x3c))
					desc.targetpc = 0;
				else
					desc.targetpc = desc.physpc + desc.length;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x35: // andn global,local
		case 0x39: // or global,local
		case 0x3d: // xor global,local
		case 0x55: // and global,local
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x36: // andn local,global
		case 0x3a: // or local,global
		case 0x3e: // xor local,global
		case 0x56: // and local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x37: // andn local,local
		case 0x3b: // or local,local
		case 0x3f: // xor local,local
		case 0x57: // and local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x40: // subc global,global
		case 0x50: // addc global,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x41: // subc global,local
		case 0x51: // addc global,local
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x42: // subc local,global
		case 0x52: // addc local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x43: // subc local,local
		case 0x53: // addc local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x44: // not global,global
		case 0x58: // neg global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				if (gsrc_code != PC_REGISTER)
					desc.targetpc = BRANCH_TARGET_DYNAMIC;
				else if ((op >> 8) == 0x44)
					desc.targetpc = ~uint32_t(desc.physpc + desc.length) & ~uint32_t(1);
				else
					desc.targetpc = uint32_t(-int32_t(desc.physpc + desc.length)) & ~uint32_t(1);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x45: // not global,local
		case 0x59: // neg global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x46: // not local,global
		case 0x5a: // neg local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x47: // not local,local
		case 0x5b: // neg local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x5c: // negs global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				if (gsrc_code != PC_REGISTER)
					desc.targetpc = BRANCH_TARGET_DYNAMIC;
				else
					desc.targetpc = uint32_t(-int32_t(desc.physpc + desc.length)) & ~uint32_t(1);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x5d: // negs global,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x5e: // negs local,global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x5f: // negs local,local
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0x60: // cmpi global,simm
		case 0x70: // cmpbi global,simm
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x61: // cmpi global,limm
		case 0x71: // cmpbi global,limm
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			break;
		case 0x62: // cmpi local,simm
		case 0x72: // cmpbi local,simm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x63: // cmpi local,limm
		case 0x73: // cmpbi local,limm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			break;
		case 0x64: // movi global,simm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << (gdst_code + 16);
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = op & 0xe;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			else if (gdst_code == 5) // TPR_REGISTER & 0xf
			{
				desc.flags |= OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x65: // movi global,limm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << (gdst_code + 16);
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = read_limm(desc, op) & ~uint32_t(1);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			else if (gdst_code == 5) // TPR_REGISTER & 0xf
			{
				desc.flags |= OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x66: // movi local,simm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x67: // movi local,limm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			break;
		case 0x68: // addi global,simm
		case 0x6c: // addsi global,simm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // addsi
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = desc.physpc + desc.length + (op & 0xe);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x69: // addi global,limm
		case 0x6d: // addsi global,limm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // addsi
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = desc.pc + desc.length + (read_limm(desc, op) & ~uint32_t(1));
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x6a: // addi local,simm
		case 0x6e: // addsi local,simm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // addsi
			break;
		case 0x6b: // addi local,limm
		case 0x6f: // addsi local,limm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			if (op & 0x04) desc.flags |= OPFLAG_CAN_CAUSE_EXCEPTION; // addsi
			break;
		case 0x74: // andni global,simm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) & ~uint32_t(op & 0xf);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x78: // ori global,simm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) | (op & 0xe);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x7c: // xori global,simm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) ^ (op & 0xe);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x75: // andni global,limm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) & ~read_limm(desc, op);
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x79: // ori global,limm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) | (read_limm(desc, op) & ~uint32_t(1));
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x7d: // xori global,limm
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = (desc.physpc + desc.length) ^ (read_limm(desc, op) & ~uint32_t(1));
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		case 0x76: // andni local,simm
		case 0x7a: // ori local,simm
		case 0x7e: // xori local,simm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x77: // andni local,limm
		case 0x7b: // ori local,limm
		case 0x7f: // xori local,limm
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.length = hyperstone_device::imm_length(op) << 1;
			break;
		case 0x80: case 0x81: // shrdi
		case 0x84: case 0x85: // sardi
		case 0x88: case 0x89: // shldi
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x82: // shrd
		case 0x86: // sard
		case 0x8a: // shld
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x83: // shr
		case 0x87: // sar
		case 0x8b: // shl
		case 0x8f: // rol
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0x8c: case 0x8d: // reserved
			return false;
		case 0x8e: // testlz
			desc.regin[0] |= SR_CODE;
			break;
		case 0x90: // ldxx1 global,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regout[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		}
		case 0x91: // ldxx1 global,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		}
		case 0x92: // ldxx1 local,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regout[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		}
		case 0x93: // ldxx1 local,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		}
		case 0x94: // ldxx2 global,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regout[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		}
		case 0x95: // ldxx2 global,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			if (gdst_code == PC_REGISTER)
			{
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			}
			break;
		}
		case 0x96: // ldxx2 local,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regout[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		}
		case 0x97: // ldxx2 local,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		}
		case 0x98: // stxx1 global,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= 1 << gdst_code;
			desc.regin[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regin[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x99: // stxx1 global,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9a: // stxx1 local,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regin[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9b: // stxx1 local,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9c: // stxx2 global,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= 1 << gdst_code;
			desc.regin[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regin[0] |= 1 << gsrcf_code;
			desc.regout[0] |= 1 << gdst_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9d: // stxx2 global,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9e: // stxx2 local,global
		{
			const uint16_t imm1 = read_imm1(desc);
			const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			if ((imm1 & 0x3000) == 0x3000 && (extra_s & 2)) desc.regin[0] |= 1 << gsrcf_code;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0x9f: // stxx2 local,local
		{
			const uint16_t imm1 = read_imm1(desc);
			[[maybe_unused]] const uint32_t extra_s = read_ldstxx_imm(desc);

			desc.regin[0] |= SR_CODE;

			desc.length = (imm1 & 0x8000) ? 6 : 4;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		}
		case 0xa0: // shri global (lo n)
		case 0xa1: // shri global (hi n)
		case 0xa4: // sari global (lo n)
		case 0xa5: // sari global (hi n)
		case 0xa8: // shli global (lo n)
		case 0xa9: // shli global (hi n)
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xa2: // shri local (lo n)
		case 0xa3: // shri local (hi n)
		case 0xa6: // sari local (lo n)
		case 0xa7: // sari local (hi n)
		case 0xaa: // shli local (lo n)
		case 0xab: // shli local (hi n)
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xac: case 0xad: case 0xae: case 0xaf: // reserved
			return false;
		case 0xb0: // mulu global,global
		case 0xb4: // muls global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xb1: // mulu global,local
		case 0xb5: // muls global,local
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdstf_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xb2: // mulu local,global
		case 0xb6: // muls local,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xb3: // mulu local,local
		case 0xb7: // muls local,local
			desc.regout[0] |= SR_CODE;
			break;
		case 0xb8: // set global (lo n)
		case 0xb9: // set global (hi n)
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gdst_code;
			break;
		case 0xba: // set local (lo n)
		case 0xbb: // set local (hi n)
			break;
		case 0xbc: // mul global,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xbd: // muls global,local
			desc.regin[0] |= 1 << gdst_code;
			desc.regout[0] |= 1 << gdst_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xbe: // muls local,global
			desc.regin[0] |= 1 << gsrc_code;
			desc.regout[0] |= SR_CODE;
			break;
		case 0xbf: // mulu local,local
			desc.regout[0] |= SR_CODE;
			break;
		case 0xc0: case 0xc1: case 0xc2: case 0xc3: // software
		case 0xc4: case 0xc5: case 0xc6: case 0xc7: // software
		case 0xc8: case 0xc9: case 0xca: case 0xcb: // software
		case 0xcc: case 0xcd: // software
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;

			desc.targetpc = BRANCH_TARGET_DYNAMIC;
			desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE | OPFLAG_CAN_CHANGE_MODES;
			break;
		case 0xce: // extend - 4 bytes
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= (3 << 14); // global regs 14, 15
			desc.regout[0] |= (3 << 14); // global regs 14, 15
			desc.length = 4;
			break;
		case 0xcf: // do
			return false;
		case 0xd0: // ldwr global
		case 0xd4: // ldwp global
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gsrc_code;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		case 0xd1: // ldwr local
		case 0xd5: // ldwp local
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		case 0xd2: // lddr global
		case 0xd6: // lddp global
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= 1 << gsrc_code;
			desc.regout[0] |= 1 << gsrcf_code;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		case 0xd3: // lddr local
		case 0xd7: // lddp local
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_READS_MEMORY;
			break;
		case 0xd8: // stwr global
		case 0xdc: // stwp global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		case 0xd9: // stwr local
		case 0xdd: // stwp local
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		case 0xda: // stdr global
		case 0xde: // stdp global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.regin[0] |= 1 << gsrcf_code;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		case 0xdb: // stdr local
		case 0xdf: // stdp local
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_WRITES_MEMORY;
			break;
		case 0xe0: case 0xe1: case 0xe2: case 0xe3: // dbv, dbnv, dbe, dbne - could be 4 bytes (pcrel)
		case 0xe4: case 0xe5: case 0xe6: case 0xe7: // dbc, dbnc, dbse, dbht - could be 4 bytes (pcrel)
		case 0xe8: case 0xe9: case 0xea: case 0xeb: // dbn, dbnn, dblt, dbgt - could be 4 bytes (pcrel)
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_IS_CONDITIONAL_BRANCH;
			desc.delayslots = 1;
			desc.length = (op & 0x80) ? 4 : 2;
			desc.targetpc = desc.physpc + desc.length + decode_pcrel(desc, op);
			break;
		case 0xec: // dbr
			desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			desc.delayslots = 1;
			desc.length = (op & 0x80) ? 4 : 2;
			desc.targetpc = desc.physpc + desc.length + decode_pcrel(desc, op);
			break;
		case 0xed: // frame
			desc.regin[0] |= SR_CODE;
			desc.regout[0] |= SR_CODE;
			desc.flags |= OPFLAG_WRITES_MEMORY | OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
		case 0xee: // call global
			desc.regin[0] |= SR_CODE;
			desc.regin[0] |= 1 << gsrc_code;
			desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			if (gsrc_code == PC_REGISTER)
				desc.targetpc = desc.physpc + desc.length + (decode_call(desc) & ~uint32_t(1));
			else if (gsrc_code == SR_REGISTER)
				desc.targetpc = decode_call(desc) & ~uint32_t(1);
			else
				desc.targetpc = BRANCH_TARGET_DYNAMIC;
			break;
		case 0xef: // call local
			desc.regin[0] |= SR_CODE;
			desc.targetpc = BRANCH_TARGET_DYNAMIC;
			desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			desc.length = (read_imm1(desc) & 0x8000) ? 6 : 4;
			break;
		case 0xf0: case 0xf1: case 0xf2: case 0xf3: // bv, bnv, be, bne
		case 0xf4: case 0xf5: case 0xf6: case 0xf7: // bc, bnc, bse, bht
		case 0xf8: case 0xf9: case 0xfa: case 0xfb: // bn, bnn, blt, bgt
			desc.regin[0] |= SR_CODE;
			desc.flags |= OPFLAG_IS_CONDITIONAL_BRANCH;
			desc.length = (op & 0x80) ? 4 : 2;
			desc.targetpc = desc.pc + desc.length + decode_pcrel(desc, op);
			break;
		case 0xfc: // br
			desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE;
			desc.length = (op & 0x80) ? 4 : 2;
			desc.targetpc = desc.pc + desc.length + decode_pcrel(desc, op);
			break;
		case 0xfd: case 0xfe: case 0xff: // trap
			desc.regin[0] |= SR_CODE;
			desc.targetpc = BRANCH_TARGET_DYNAMIC;
			if ((((op & 0x300) >> 6) | (op & 0x03)) == 15)
				desc.flags |= OPFLAG_IS_UNCONDITIONAL_BRANCH | OPFLAG_END_SEQUENCE | OPFLAG_CAN_CAUSE_EXCEPTION;
			else
				desc.flags |= OPFLAG_IS_CONDITIONAL_BRANCH | OPFLAG_CAN_CAUSE_EXCEPTION;
			break;
	}
	return true;
}