summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu
Commit message (Expand)AuthorAgeFilesLines
* 3rdparty/asmjit: Sync with upstream version 1.21. (#15205) Patrick Mackinlay2026-04-092-2/+2
* z8: Fix disassembly of opcode D7 (LD x(r2), r1 - indexed register write) (#15... Hannes Janetzek2026-04-071-1/+1
* Cleaned up unsupportable legacy stuff: Vas Crabb2026-04-063-7755/+2
* h8_sci: correct m_ssr_read logic hap2026-04-051-1/+5
* h8_sci: add todo note hap2026-04-0517-59/+51
* sinclair/specnext.cpp: Refactored NMI handling. (#15086) holub2026-04-052-10/+0
* Various cleanups: Vas Crabb2026-04-045-151/+169
* cpu/powerpc: Fix several errors in the 601 legacy POWER instructions [R. Belm... arbee2026-04-021-14/+10
* m680x0: only allow one fault per instruction at a time (#15175) Patrick Mackinlay2026-03-311-0/+4
* cpu/tlcs900/tmp94c241_serial.cpp: Let's not break encapsulation and add gratu... Vas Crabb2026-03-304-67/+118
* bus/centronics: Add NEC PC-6022 plotter [Devin Acker] (#15162) Devin Acker2026-03-284-118/+146
* Fixed things C++20 doesn't allow: Vas Crabb2026-03-296-73/+65
* mcs51: Change address space names to resemble those used by Intel's tools AJR2026-03-274-100/+93
* bus/pci/sis6326.cpp: add shifter behaviour on High/True Color depths angelosa2026-03-251-1/+1
* Fixed various things that C++20 doesn't allow: Vas Crabb2026-03-251-8/+6
* cpu/i386/i386.cpp: add CPUID brand ID for Pentium 3 and 4 angelosa2026-03-233-0/+5
* Ran srcclean across the source. Vas Crabb2026-03-223-6/+6
* m6502: route core fetch/data/write paths through interruptible accesses (#15121) Stuart Inglis2026-03-2015-110/+128
* m68008: Update SR only after popping both stack bytes on RTE. (#11288) [Olivi... Curt Coder2026-03-195-23977/+23965
* w65c02, w65c02s, etc.: De-virtualize SBC implementation AJR2026-03-187-31/+37
* m6502: small refactor to do_sbc_d to make it easier to see the difference bet... hap2026-03-182-3/+7
* cpu/m6502: Modify SBC decimal adjust algorithm for 65C02, which differs from ... AJR2026-03-183-1/+22
* tmp94c241: Add serial port sub-device with I/O interface mode (#15015) Felipe CorrĂȘa da Silva Sanches2026-03-174-136/+522
* Some prep work for extending offs_t to 64 bits. [Vas Crabb, Ryan Holtz] Vas Crabb2026-03-1819-123/+153
* z80,6502,i86: no need for that m_reset_time local variable hap2026-03-156-15/+5
* fix(sh7604): fix three register access bugs (#15101) JOTEGO2026-03-141-3/+3
* sh/sh7709s.cpp: Fix LRU cache replacement updates (#15098) Jesus Ramos2026-03-141-2/+2
* z80,6502,i86: don't accept nmi at reset time hap2026-03-146-32/+39
* cpu/sharc/compute.hxx: More detailed floating point mulitply and add/sub emul... Vas Crabb2026-03-133-151/+161
* sh/sh7709s.cpp: Update bank conflict precharge penalty timing (#15087) Jesus Ramos2026-03-122-12/+28
* g65816: XBA always takes 3 cycles (#15088) arekkusu422026-03-121-1/+1
* sh/sh7709s.cpp: Convert the cpu cycles to bus cycles properly (#15078) Jesus Ramos2026-03-102-76/+47
* luxor/abc1600: Refactor the MAC into a 68008 MMU. Curt Coder2026-03-102-7/+48
* cpu/sharc/compute.hxx: Fixed saturation without resorting to comparisons. Vas Crabb2026-03-101-1/+1
* cpu/sharc/compute.hxx: Share interpreter code for some single ALU ops and dua... Vas Crabb2026-03-103-400/+382
* cpu/sharc: More detailed emulation of floating point addition, subtraction an... Vas Crabb2026-03-101-91/+191
* cpu/sharc: More ALU refinements for the interpreter: Vas Crabb2026-03-091-61/+85
* cpu/sharc: Better ALU emulation for interpreter: Vas Crabb2026-03-094-391/+468
* sh/sh7709s.cpp: Fix bug in DRC memory accessor using clobbered IO reg (#15074) Jesus Ramos2026-03-081-11/+22
* Missing emu.h Olivier Galibert2026-03-081-0/+1
* cpu/sharc: Implemented saturation for ALU dual add/subtract in interpreter. Vas Crabb2026-03-081-18/+13
* cpu/sharc: Fixed several interpreter issues: Vas Crabb2026-03-084-25/+82
* cpu/sharc/sharcdrc.cpp: Fixed Rn = Rx + CI - 1 ALU operation. Vas Crabb2026-03-081-2/+2
* -cpu/sharc: More recompiler improvements: Vas Crabb2026-03-086-205/+221
* cpu/sh: Add cv1k SH7709S cache handling behavior for slowdown emulation (#15054) Jesus Ramos2026-03-074-38/+618
* cpu/sharc: Implemented a bit more functionality and fixed bugs: Vas Crabb2026-03-0711-328/+535
* st9: Fix operand disassembly for PUSH(U)W immediate ajrhacker2026-03-061-1/+1
* cpu/drcbex64.cpp: Avoid unnecessarily changing SSE mode on SETFMOD and when l... Vas Crabb2026-03-061-18/+57
* cpu/sharc/compute.hxx: Fixed my dumb typo. Vas Crabb2026-03-061-1/+1
* cpu/sharc: Implemented fixed point clip and saturating arithmetic in interpre... Matthew Daniels2026-03-063-47/+67