summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/romp
Commit message (Collapse)AuthorAgeFilesLines
* Fixed things C++20 doesn't allow: Vas Crabb2026-03-291-13/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ui/info.cpp, imagedev/cassette.cpp: Deal with UTF-8 strings as a distint type. ui/inputmap.cpp, debugger/qt/dasmwindow.cpp, debugger/qt/mainwindow.cpp, sound/coreaudio_sound.cpp, cpu/drcbec.cpp, mit/tx0_v.cpp, konami/3dom2.cpp: machine/mc68328.cpp, cpu/mips/mips1.cpp, cpu/mips/r4000.cpp, cpu/romp, machine/cammu.cpp, machine/ns32081.cpp: Avoid arithmetic between different enum types. dec/pdp1.cpp, konami/firebeat.cpp, mit/tx0.cpp, sound/lc7535.cpp, sound/spkrdev.cpp: Avoid arithmetic between enum and floating point. gaelco/gaelco3d_m.cpp: Fixed deprecated uses of volatile variables. sound/discrete.h: Avoid comparing enum to floatint point. ui/toolbar.ipp: Don't use UTF-8 qualifier on pure ASCII strings, just assume char is ASCII-like. cpu/unsp: Use default constructor for compiler_state. sgi/pm2_mmu.cpp: Avoid conflict between file static access and identically named function in unistd.h. osd/interface/audio.h: Provide an explicit constructor. util/server_http_impl.hpp: Fixed uninitialised class member warning.
* ibm/rosetta.cpp: implement debugger address translation Patrick Mackinlay2025-08-293-66/+94
|
* diexec: Add callback to allow debugger to break into the middle of wait-type ↵ AJR2024-11-171-0/+1
| | | | | | | | | | instructions whose execution time is normally indefinite. When this happens, a special message may be printed to the debug console stating the location of the last actual instruction executed before the wait (if there was one). Note that since the callback ignores the current value of the program counter, this special type of debugger break cannot be entered through breakpoints or instruction stepping commands. The callback also leaves no effect on PC history tracking or trace logs. * cpu/hd61700, cpu/tms32031: Add standard IRQ callback * cpu/m68000gen.py: Change name of invoked executable to bin/python3 * cpu/m6809: Eliminate PC "massaging" for SYNC and similar instructions
* Added ATTR_COLD to common lifecycle methods for many files in src/devices. ↵ holub2024-09-271-2/+2
| | | | (#12822)
* diexec: remove vestigal execute_input_lines() hap2024-09-181-1/+0
|
* Cleaned up logging across the codebase (GitHub #10183). (#11250) [Ryan Holtz] MooglyGuy2023-05-231-1/+0
| | | | | * Converted various logging patterns to use logmacro.h consistently. * Removed redefinitions of LOG_GENERAL. * Use LOGMASKED in more places.
* dimemory: Add the target address space to translate, wrap the constants Olivier Galibert2023-03-182-2/+3
| | | | divtlb: Wrap the constants
* Interrupt callback rationalization AJR2023-03-111-5/+3
| | | | | | | | | | | - Make CPUs pass interrupt return PC as a second argument to standard_irq_callback - Add interrupt return PC to "Stopped at interrupt" message produced by debugger 'gint' command - Add messages to trace logs whenever interrupts are accepted - Attempt to step over interrupt routines for applicable debugger commands - Eliminate standard_irq_callback_member wrapper method - Update many CPU cores to invoke standard_irq_callback at the start of or during interrupt processing, rather than at the end or when the input line changes - Remove IRQ callbacks for some input lines that never cause interrupts - mb88xx, mcs48: Add IRQ callbacks for internal interrupts
* rtpc: wip, now able to boot from vrm floppy Patrick Mackinlay2023-01-063-27/+47
| | | | | | | | * rtpc: improve keyboard/locator/speaker adapter emulation * romp: fully decode memory and i/o access from processor channel * iocc: use emumem flags for isa bus i/o width detection * iocc: correct isa bus access endianness * iocc: internalize tcw and csr
* romp: various improvements Patrick Mackinlay2022-12-212-44/+72
| | | | | | | | * record branch with execute address for exception caused by branch subject * optionally defer interrupt recognition after lps * halt lm/stm on exception * implement condition codes for abs * tighten up system control register reserved bits
* src/devices/cpu: Remove #include "debugger.h" where no longer necessary AJR2022-04-061-1/+0
|
* Debugger feature improvements AJR2022-03-271-8/+48
| | | | | | | | - Add 'gbt' and 'gbf' debugger commands to step until a true or false conditional branch has been detected. - Update over 100 of the disassemblers in MAME to output a new STEP_COND flag for all conditional branches. Besides being used for execution of the new 'gbt' and 'gbf' commands, this flag also now helps the debugger 'out' command to properly handle conditional return instructions. - Remove STEP_OVER from many instructions that aren't actually subroutine calls (e.g. DJNZ on Z80). A 'gni' debugger command (go next instruction) has been added to accommodate some of the misuse. - Add instruction flag support to several more disassemblers that lacked them entirely (e.g. st62xx) - Don't pass over delay slots for debugging in ASAP core
* rtpc: complete on-disk post routines Patrick Mackinlay2021-11-111-5/+47
|
* Added helpers for 64-bit count leading zeroes/ones. Vas Crabb2021-06-131-1/+1
|
* Eliminate ARRAY_LENGTH template in favor of C++17's std::size AJR2021-02-141-1/+1
| | | | | | | | | | * osdcomm.h: Move definition of EQUIVALENT_ARRAY to coretmpl.h * sharc.cpp, gt64xxx.cpp, ym2413.cpp, gb_lcd.cpp, snes_ppu.cpp: Use STRUCT_MEMBER for save state registration * gio/newport.cpp, megadrive/svp.cpp, nes_ctrl/bcbattle.cpp, arm7.cpp, tms9995.cpp, pckeybrd.cpp, sa1110.cpp, sa1111.cpp, jangou_blitter.cpp, vic4567.cpp: Use std::fill(_n) instead of memset * emucore.h: Remove obsolete typedef
* romp: initial storage channel implementation Patrick Mackinlay2020-12-314-175/+234
|
* romp: fix divide step carry and overflow flags Patrick Mackinlay2020-12-101-0/+2
|
* romp: various improvements and fixes Patrick Mackinlay2020-12-092-124/+278
| | | | | | | | | | * handle mmu exceptions in load/store instructions * implement wait instruction * fix "and link register" instructions when target == link * fix illegal branch subject instruction exception address * fix i/o instruction exception type * fix lps address space selection * don't use irb for hardware interrupts
* romp: various improvements Patrick Mackinlay2020-11-301-34/+113
| | | | | | * implement multiply/divide step instructions * privileged instruction exceptions * corrected borrow flag logic
* romp: correct compare flags Patrick Mackinlay2020-11-232-93/+186
| | | | | | * change translated/untranslated address approach * initial trap implementation * initial timer implementation
* romp: disasm fix (nw) Patrick Mackinlay2020-03-101-1/+1
|
* romp: various improvements (nw) Patrick Mackinlay2020-02-253-229/+580
| | | | | | | * corrected scr register names * some basic instruction cycle counts * some exceptions/interrupts * most flags
* romp: disassembler improvements (nw) Patrick Mackinlay2020-02-171-83/+84
| | | | | | | | Hopefully now matches system: * condition codes merged into jump/branch opcodes * consolidated plus 16/upper/lower opcodes * decimal arithmetic, shift, short and bit number immediate operands * signed offsets for most load/store instructions
* romp: hex prefix (nw) Patrick Mackinlay2020-02-131-1/+1
|
* romp: new device Patrick Mackinlay2020-02-134-0/+1020