summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/drcbearm64.cpp
Commit message (Expand)AuthorAgeFilesLines
* cpu/uml.cpp: Added UML bit field extract instructions. (#14467) Vas Crabb2025-11-061-23/+174
* cpu/drcbearm64.cpp: Don't try to get offset of unbound labels even if it won'... Vas Crabb2025-10-171-1/+1
* cpu/drcbe{arm64,x64,x86}.cpp: Removed casts that are no longer necessary. Vas Crabb2025-10-161-3/+4
* 3rdparty/asmjit: Sync with upstream version 1.20. (#14330) Patrick Mackinlay2025-10-161-124/+123
* -cpu/drcarm64.cpp, cpu/e132xs, cpu/powerpc: Mostly messing with multiplication: Vas Crabb2025-10-111-78/+120
* Recompiler improvements: Vas Crabb2025-10-101-41/+70
* Reompiler improvements: Vas Crabb2025-10-041-54/+26
* -Recompiler improvements: Vas Crabb2025-10-031-9/+15
* -Recompiler improvements: Vas Crabb2025-09-301-28/+25
* cpu/drcbearm64.cpp: A few more optimisations: Vas Crabb2025-09-201-15/+34
* -cpu/drcbearm64.cpp: Improved emulated memory access code: Vas Crabb2025-09-201-17/+104
* -cpu/drcbearm64.cpp: Improved code generation a bit: Vas Crabb2025-09-171-53/+146
* -dynax, jaleco, metro: Improved DIP switch descriptions and locations. Vas Crabb2025-09-151-2/+0
* -cpu/drcbearm64.cpp, cpu/drcbec.cpp: Apply floating point rounding mode to ar... Vas Crabb2025-09-141-0/+11
* cpu/drcbearm64.cpp: Fixed some issues: Vas Crabb2025-09-131-70/+74
* cpu/uml.cpp: Added some simplification rules for multiply and divide. Vas Crabb2025-09-111-0/+33
* cpu/drcbearm64.cpp: Implemented float-to-int conversion using rounding mode. Vas Crabb2025-09-061-43/+67
* docs: Documented more DRC UML floating point instructions. Vas Crabb2025-09-061-1/+1
* cpu/drcbearm64.cpp: Optimised shift and rotate operations. Vas Crabb2025-09-061-73/+79
* cpu/drcbearm64.cpp: Added missing source load for optimised ROLINS case. Vas Crabb2025-09-031-0/+2
* cpu/drcbearm64.cpp: Don't sign extend word register loads into upper 32 bits ... Vas Crabb2025-08-081-6/+6
* cpu/drcbearm64.cpp: Fixed more cases where ROLAND clobbered source registers. Vas Crabb2025-04-171-74/+74
* A couple of recompiler improvements involving the carry flag: Vas Crabb2025-04-161-4/+14
* Even more recompiler fixes: Vas Crabb2025-04-151-82/+26
* More recompiler fixes: Vas Crabb2025-04-121-0/+1
* Started moving UML instruction reference to main documentation, fixed more re... Vas Crabb2025-04-121-109/+107
* cpu/drcbearm64.cpp: Don't clear carry for ROLC/RORC with zero shift count. Vas Crabb2025-04-101-10/+14
* cpu/uml.cpp: Fixed assertion failures when simplification reduces operand count. Vas Crabb2025-04-091-51/+3
* -cpu/uml.cpp: Rewrote the UML simplification code. Vas Crabb2025-04-081-30/+21
* cpu/e132xs: Untangled device types. Vas Crabb2025-04-051-5/+22
* -cpu/e132xs: Got rid of "Mission Craft flags" compile time option. Vas Crabb2025-04-041-218/+208
* cpu/drcbearm64.cpp: orr immediate needs a mask immediate. Vas Crabb2025-04-031-1/+1
* cpu/drcbearm64.cpp: Fixed build after previous commit. Vas Crabb2025-04-031-1/+1
* -cpu/e132xs: Miscellaneous fixes/optimisation: Vas Crabb2025-04-031-32/+76
* -cpu/e132xs: Log bus control and memory control setup. Vas Crabb2025-04-011-16/+8
* Some relatively simple recompiler optimisations: Vas Crabb2025-03-201-1/+1
* -More DRC fixes/improvements: Vas Crabb2025-03-201-58/+89
* -cpu/drcbe*.cpp: Print an error message and abort when running off the end of... Vas Crabb2025-03-181-2/+31
* Miscellaneous minor stuff: Vas Crabb2025-03-171-6/+6
* cpu/drcbearm64.cpp: Optimised conditional operations using carry flag. (#13484) Vas Crabb2025-03-171-206/+467
* cpu/drcbearm64.cpp: Minor fixes and optimisations: Vas Crabb2025-03-161-19/+81
* cpu/drcbearm64.cpp: General cleanup, no functional changes. Vas Crabb2025-03-161-166/+163
* cpu/drcbearm64.cpp: Fixed issues with and optimise ADD[C]/SUB[B] code generat... Vas Crabb2025-03-151-38/+149
* -cpu/drcbearm64.cpp: More fixes and optimisations: Vas Crabb2025-03-141-21/+48
* cpu/drcbearm64.cpp: Add disassembled UML comments to logged native assembly l... Vas Crabb2025-03-131-1/+11
* cpu/drcbearm64.cpp: Emit optimised memory access code. (#13464) Vas Crabb2025-03-121-72/+295
* -seta/rmhaihai.cpp: Added Real Mahjong Haihai DIP switch locations from manual. Vas Crabb2025-03-071-17/+33
* cpu: Moved DRC backend declarations out of headers and into anonymous namespa... Vas Crabb2025-02-221-23/+255
* -cpu/drcbeut.cpp: Don't allocate from the DRC cache unnecessarily. Vas Crabb2025-02-121-2/+2
* cpu/drcbearm64.cpp: Further optimisation: Vas Crabb2025-02-111-16/+50