summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/compugraphic/pwrview.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/compugraphic/pwrview.cpp')
-rw-r--r--src/mame/compugraphic/pwrview.cpp9
1 files changed, 4 insertions, 5 deletions
diff --git a/src/mame/compugraphic/pwrview.cpp b/src/mame/compugraphic/pwrview.cpp
index a92c6d2c5ca..a3f0084b36e 100644
--- a/src/mame/compugraphic/pwrview.cpp
+++ b/src/mame/compugraphic/pwrview.cpp
@@ -506,7 +506,7 @@ void pwrview_state::pwrview(machine_config &config)
screen.set_raw(XTAL(64'000'000)/8, 992, 0, 744, 1040, 0, 960); // clock unknown
screen.set_screen_update("crtc", FUNC(hd6845s_device::screen_update));
- PIT8253(config, m_pit, 0);
+ PIT8253(config, m_pit);
m_pit->set_clk<0>(XTAL(16'000'000)/16); // clocks unknown, fix above when found
m_pit->set_clk<1>(XTAL(16'000'000)/16);
m_pit->set_clk<2>(XTAL(16'000'000)/16);
@@ -516,20 +516,19 @@ void pwrview_state::pwrview(machine_config &config)
m_pit->out_handler<1>().append([this](int state){ if (!m_rtsb) m_sio->txcb_w(state); });
// floppy disk controller
- UPD765A(config, m_fdc, 8'000'000, false, false); // Rockwell R6765P
+ UPD765A(config, m_fdc, XTAL::u(8'000'000), false, false); // Rockwell R6765P
m_fdc->intrq_wr_callback().set([this](int state){ if(m_enable_fdc) m_maincpu->int3_w(state); });
m_fdc->drq_wr_callback().set(m_maincpu, FUNC(i80186_cpu_device::drq0_w));
FLOPPY_CONNECTOR(config, "fdc:0", pwrview_floppies, "525dd", floppy_image_device::default_mfm_floppy_formats);
FLOPPY_CONNECTOR(config, "fdc:1", pwrview_floppies, "525dd", floppy_image_device::default_mfm_floppy_formats);
- I8251(config, m_uart, 0);
+ I8251(config, m_uart);
m_uart->rxrdy_handler().set(m_maincpu, FUNC(i80186_cpu_device::int3_w));
m_uart->txd_handler().set([this](bool state){ if(BIT(m_c280, 4) && m_dtr) m_uart->write_rxd(state); }); // m_dtr here appears unlikely but the post seems to expect it
m_uart->dtr_handler().set([this](bool state){ m_dtr = state; });
m_uart->rts_handler().set([this](bool state){ m_rts = state; });
-
- Z80SIO(config, m_sio, 4000000); // Z8442BPS (SIO/2)
+ Z80SIO(config, m_sio, XTAL::u(4000000)); // Z8442BPS (SIO/2)
m_sio->out_int_callback().set(m_maincpu, FUNC(i80186_cpu_device::int2_w));
m_sio->out_txda_callback().set([this](int state){ m_sio->rxa_w(state); }); // TODO: find loopback control reg
m_sio->out_rtsa_callback().set([this](int state){ m_rtsa = state; });