summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/ss50/dc5.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/bus/ss50/dc5.cpp')
-rw-r--r--src/devices/bus/ss50/dc5.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/devices/bus/ss50/dc5.cpp b/src/devices/bus/ss50/dc5.cpp
index d3c105bc2a8..16c574ca3b7 100644
--- a/src/devices/bus/ss50/dc5.cpp
+++ b/src/devices/bus/ss50/dc5.cpp
@@ -40,7 +40,7 @@
class ss50_dc5_device : public device_t, public ss50_card_interface
{
public:
- ss50_dc5_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock)
+ ss50_dc5_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock)
: device_t(mconfig, SS50_DC5, tag, owner, clock)
, ss50_card_interface(mconfig, *this)
, m_fdc(*this, "fdc")
@@ -786,7 +786,7 @@ void ss50_dc5_device::register_write(offs_t offset, uint8_t data)
uint32_t expected_clock_div = m_expected_clock->read();
if (expected_clock_div && clock_div != expected_clock_div)
{
- logerror("%s Unexpected clock rate of %dHz expected %dHz.\n", machine().describe_context(), 12'000'000 / clock_div, 12'000'000 / expected_clock_div);
+ logerror("%s Unexpected clock rate of %dHz expected %dHz.\n", machine().describe_context(), XTAL::u(12'000'000) / clock_div, 12'000'000 / expected_clock_div);
clock_div = expected_clock_div;
}