summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/abcbus/ssa.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/bus/abcbus/ssa.cpp')
-rw-r--r--src/devices/bus/abcbus/ssa.cpp189
1 files changed, 189 insertions, 0 deletions
diff --git a/src/devices/bus/abcbus/ssa.cpp b/src/devices/bus/abcbus/ssa.cpp
new file mode 100644
index 00000000000..be742828eeb
--- /dev/null
+++ b/src/devices/bus/abcbus/ssa.cpp
@@ -0,0 +1,189 @@
+// license:BSD-3-Clause
+// copyright-holders:Curt Coder
+/**********************************************************************
+
+ Luxor ABC-80 Owoco Super Smartaid cartridge emulation
+
+ New BASIC commands:
+
+ AUTO, CHANGE, CLEAR, CONT, DEL, DIR, DISP, ED, EX, FIND,
+ FOR-NEXT, HELP, JOB, KEY, LIB, LIST, NEW, OLD, PEEK, PEW, POW,
+ REN, RESUME, SPOOL, STACK, START, SYS, TAB, TIME/NOTIME, TRACE,
+ VAR, Û (LIST)
+
+ 0x4000-0x4fff = 4KB ROM bank
+ 0x5000-0x57ff = 2KB NVRAM
+ 0x7800-0x7bff = 1KB ROM bank
+
+*********************************************************************/
+
+/*
+
+ TODO:
+
+ - banking
+
+*/
+
+#include "emu.h"
+#include "ssa.h"
+
+
+
+//**************************************************************************
+// DEVICE DEFINITIONS
+//**************************************************************************
+
+DEFINE_DEVICE_TYPE(SUPER_SMARTAID, super_smartaid_t, "ssa", "Super Smartaid")
+
+
+//-------------------------------------------------
+// device_add_mconfig - add device configuration
+//-------------------------------------------------
+
+void super_smartaid_t::device_add_mconfig(machine_config &config)
+{
+ ABCBUS_SLOT(config, ABCBUS_TAG, DERIVED_CLOCK(1, 1), abc80_cards, nullptr);
+}
+
+
+//-------------------------------------------------
+// ROM( super_smartaid )
+//-------------------------------------------------
+
+ROM_START( super_smartaid )
+ ROM_REGION( 0x800, "ssa1", 0 )
+ ROM_LOAD( "ssa1.bin", 0x000, 0x800, CRC(4c015aba) SHA1(d83d50fb3da04d6cfed7a0ab595afbbef2812951) )
+
+ ROM_REGION( 0x2000, "ssa2", 0 )
+ ROM_LOAD( "ssa2.bin", 0x0000, 0x2000, CRC(8e8bbd2a) SHA1(ff745e346ead247ebcc622bdd811e5f7de629639) )
+
+ ROM_REGION( 0x200, "ssa3", 0 )
+ ROM_LOAD( "ssa3.bin", 0x000, 0x200, CRC(9671e00b) SHA1(9010cb3426bc61711ae940551b79b6ecba67defa) )
+ROM_END
+
+
+//-------------------------------------------------
+// rom_region - device-specific ROM region
+//-------------------------------------------------
+
+const tiny_rom_entry *super_smartaid_t::device_rom_region() const
+{
+ return ROM_NAME( super_smartaid );
+}
+
+
+
+//**************************************************************************
+// LIVE DEVICE
+//**************************************************************************
+
+//-------------------------------------------------
+// super_smartaid_t - constructor
+//-------------------------------------------------
+
+super_smartaid_t::super_smartaid_t(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
+ device_t(mconfig, SUPER_SMARTAID, tag, owner, clock),
+ device_abcbus_card_interface(mconfig, *this),
+ device_nvram_interface(mconfig, *this),
+ m_bus(*this, ABCBUS_TAG),
+ m_rom_1(*this, "ssa1"),
+ m_rom_2(*this, "ssa2"),
+ m_prom(*this, "ssa3"),
+ m_nvram(*this, "nvram"),
+ m_rom_bank(0),
+ m_prom_bank(0)
+{
+}
+
+
+//-------------------------------------------------
+// device_start - device-specific startup
+//-------------------------------------------------
+
+void super_smartaid_t::device_start()
+{
+ // descramble ROMs
+ for (offs_t i = 0; i < 0x800; i++)
+ {
+ m_rom_1->base()[i] = bitswap<8>(m_rom_1->base()[i], 7, 4, 3, 0, 5, 2, 1, 6);
+ }
+ for (offs_t i = 0; i < 0x2000; i++)
+ {
+ m_rom_2->base()[i] = bitswap<8>(m_rom_2->base()[i], 2, 6, 1, 4, 3, 5, 7, 0);
+ }
+
+ // allocate memory
+ m_nvram.allocate(0x800);
+
+ // state saving
+ save_item(NAME(m_rom_bank));
+ save_item(NAME(m_prom_bank));
+}
+
+
+//-------------------------------------------------
+// device_reset - device-specific reset
+//-------------------------------------------------
+
+void super_smartaid_t::device_reset()
+{
+ m_rom_bank = 0;
+ m_prom_bank = 0;
+}
+
+
+
+//**************************************************************************
+// ABC BUS INTERFACE
+//**************************************************************************
+
+//-------------------------------------------------
+// abcbus_xmemfl -
+//-------------------------------------------------
+
+uint8_t super_smartaid_t::abcbus_xmemfl(offs_t offset)
+{
+ uint8_t data = 0xff;
+
+ switch (m_prom->base()[offset >> 10])
+ {
+ case 0x08: case 0x0c: case 0x0f:
+ data = m_rom_2->base()[(m_rom_bank << 12) | (offset & 0xfff)];
+ break;
+ case 0x0d:
+ data = m_rom_1->base()[(m_rom_bank << 10) | (offset & 0x3ff)];
+ break;
+ case 0x0e:
+ data = m_nvram[offset & 0x7ff];
+ break;
+ default:
+ data = m_bus->xmemfl_r(offset);
+ break;
+ }
+
+ return data;
+}
+
+
+//-------------------------------------------------
+// abcbus_xmemw -
+//-------------------------------------------------
+
+void super_smartaid_t::abcbus_xmemw(offs_t offset, uint8_t data)
+{
+ if ((offset & 0x4041) == 0x4040)
+ {
+ m_rom_bank = BIT(offset, 0);
+ }
+
+ switch (m_prom->base()[offset >> 10])
+ {
+ case 0x0e:
+ m_nvram[offset & 0x7ff] = data;
+ break;
+ default:
+ m_bus->xmemw_w(offset, data);
+ break;
+ }
+}