summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/machine/s3c2400.h
diff options
context:
space:
mode:
author Miodrag Milanovic <mmicko@gmail.com>2013-01-11 07:32:46 +0000
committer Miodrag Milanovic <mmicko@gmail.com>2013-01-11 07:32:46 +0000
commit0e19f641d3186cdbf51f8ca857e2b07ab95779c2 (patch)
tree234109de1123b13f217494af4b3f8efad346d5cc /src/emu/machine/s3c2400.h
parent111157ca09a9ff60fe4a9ba49173c315e94314fa (diff)
Cleanups and version bumpmame0148
Diffstat (limited to 'src/emu/machine/s3c2400.h')
-rw-r--r--src/emu/machine/s3c2400.h30
1 files changed, 15 insertions, 15 deletions
diff --git a/src/emu/machine/s3c2400.h b/src/emu/machine/s3c2400.h
index f1e1ee4f4d5..b38b44fd8ed 100644
--- a/src/emu/machine/s3c2400.h
+++ b/src/emu/machine/s3c2400.h
@@ -16,8 +16,8 @@
#define S3C2400_TAG "s3c2400"
#define MCFG_S3C2400_ADD(_tag, _clock, _config) \
- MCFG_DEVICE_ADD(_tag, S3C2400, _clock) \
- MCFG_DEVICE_CONFIG(_config)
+ MCFG_DEVICE_ADD(_tag, S3C2400, _clock) \
+ MCFG_DEVICE_CONFIG(_config)
#define S3C2400_INTERFACE(name) \
const s3c2400_interface(name) =
@@ -372,19 +372,19 @@ void s3c2400_uart_fifo_w( device_t *device, int uart, UINT8 data);
#define S3C24XX_INT_EINT1 1
#define S3C24XX_INT_EINT0 0
-#define S3C24XX_BPPMODE_STN_01 0x00
-#define S3C24XX_BPPMODE_STN_02 0x01
-#define S3C24XX_BPPMODE_STN_04 0x02
-#define S3C24XX_BPPMODE_STN_08 0x03
-#define S3C24XX_BPPMODE_STN_12_P 0x04
-#define S3C24XX_BPPMODE_STN_12_U 0x05
-#define S3C24XX_BPPMODE_STN_16 0x06
-#define S3C24XX_BPPMODE_TFT_01 0x08
-#define S3C24XX_BPPMODE_TFT_02 0x09
-#define S3C24XX_BPPMODE_TFT_04 0x0A
-#define S3C24XX_BPPMODE_TFT_08 0x0B
-#define S3C24XX_BPPMODE_TFT_16 0x0C
-#define S3C24XX_BPPMODE_TFT_24 0x0D
+#define S3C24XX_BPPMODE_STN_01 0x00
+#define S3C24XX_BPPMODE_STN_02 0x01
+#define S3C24XX_BPPMODE_STN_04 0x02
+#define S3C24XX_BPPMODE_STN_08 0x03
+#define S3C24XX_BPPMODE_STN_12_P 0x04
+#define S3C24XX_BPPMODE_STN_12_U 0x05
+#define S3C24XX_BPPMODE_STN_16 0x06
+#define S3C24XX_BPPMODE_TFT_01 0x08
+#define S3C24XX_BPPMODE_TFT_02 0x09
+#define S3C24XX_BPPMODE_TFT_04 0x0A
+#define S3C24XX_BPPMODE_TFT_08 0x0B
+#define S3C24XX_BPPMODE_TFT_16 0x0C
+#define S3C24XX_BPPMODE_TFT_24 0x0D
#define S3C24XX_PNRMODE_STN_04_DS 0
#define S3C24XX_PNRMODE_STN_04_SS 1