summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/mcs96/i8x9x.h
diff options
context:
space:
mode:
author AJR <ajrhacker@users.noreply.github.com>2020-03-24 16:12:27 -0400
committer AJR <ajrhacker@users.noreply.github.com>2020-03-24 16:12:27 -0400
commitd8515a26ea20f45163c6c4a4acfd6179937adc5d (patch)
tree47ac9e7b94fc84115c025e114181cf3001881343 /src/devices/cpu/mcs96/i8x9x.h
parent5017f9f28d9c8aee3f89950cfde5e127ecddc480 (diff)
i8x9x: Add more device types, some with 16-bit buses
Diffstat (limited to 'src/devices/cpu/mcs96/i8x9x.h')
-rw-r--r--src/devices/cpu/mcs96/i8x9x.h20
1 files changed, 16 insertions, 4 deletions
diff --git a/src/devices/cpu/mcs96/i8x9x.h b/src/devices/cpu/mcs96/i8x9x.h
index 4d0c78252d8..3a8f459865f 100644
--- a/src/devices/cpu/mcs96/i8x9x.h
+++ b/src/devices/cpu/mcs96/i8x9x.h
@@ -53,7 +53,7 @@ public:
void serial_w(u8 val);
protected:
- i8x9x_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, u32 clock);
+ i8x9x_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, u32 clock, int data_width);
virtual void device_resolve_objects() override;
virtual void device_start() override;
@@ -147,9 +147,14 @@ private:
void serial_send_done();
};
-class c8095_device : public i8x9x_device {
+class c8095_90_device : public i8x9x_device {
public:
- c8095_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
+ c8095_90_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
+};
+
+class n8097bh_device : public i8x9x_device {
+public:
+ n8097bh_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
};
class p8098_device : public i8x9x_device {
@@ -157,7 +162,14 @@ public:
p8098_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
};
-DECLARE_DEVICE_TYPE(C8095, c8095_device)
+class p8798_device : public i8x9x_device {
+public:
+ p8798_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
+};
+
+DECLARE_DEVICE_TYPE(C8095_90, c8095_90_device)
+DECLARE_DEVICE_TYPE(N8097BH, n8097bh_device)
DECLARE_DEVICE_TYPE(P8098, p8098_device)
+DECLARE_DEVICE_TYPE(P8798, p8798_device)
#endif // MAME_CPU_MCS96_I8X9X_H