summaryrefslogtreecommitdiffstatshomepage
path: root/scripts
diff options
context:
space:
mode:
author mahlemiut <bsr@xnet.co.nz>2015-09-24 14:15:28 +1200
committer mahlemiut <bsr@xnet.co.nz>2015-09-24 14:16:32 +1200
commitcdb93cff6808b36c9f6b0f9925980c607f5c8e99 (patch)
treec2f20f089b4722f775f474d96859c0e3afe9a6cc /scripts
parent7c3674f16b03aa889a1e8cb08d6c1f89902f0b4d (diff)
ficpio2: add PCI bus and chipset. -bios 2 and 3 now boot. Other BIOSes require some cache funkiness.
Diffstat (limited to 'scripts')
-rw-r--r--scripts/src/bus.lua2
-rw-r--r--scripts/src/machine.lua13
-rw-r--r--scripts/target/mame/mess.lua1
3 files changed, 16 insertions, 0 deletions
diff --git a/scripts/src/bus.lua b/scripts/src/bus.lua
index f80b3d6f3df..8d38404c1d6 100644
--- a/scripts/src/bus.lua
+++ b/scripts/src/bus.lua
@@ -1588,6 +1588,8 @@ if (BUSES["LPCI"]~=null) then
MAME_DIR .. "src/devices/bus/lpci/southbridge.h",
MAME_DIR .. "src/devices/bus/lpci/mpc105.c",
MAME_DIR .. "src/devices/bus/lpci/mpc105.h",
+ MAME_DIR .. "src/devices/bus/lpci/vt82c505.c",
+ MAME_DIR .. "src/devices/bus/lpci/vt82c505.h",
}
end
diff --git a/scripts/src/machine.lua b/scripts/src/machine.lua
index c89a11c63b4..846f813161d 100644
--- a/scripts/src/machine.lua
+++ b/scripts/src/machine.lua
@@ -2688,3 +2688,16 @@ if (MACHINES["NSC810"]~=null) then
MAME_DIR .. "src/devices/machine/nsc810.h",
}
end
+
+---------------------------------------------------
+--
+--@src/devices/machine/vt82c496.h,MACHINES["VT82C496"] = true
+---------------------------------------------------
+
+if (MACHINES["VT82C496"]~=null) then
+ files {
+ MAME_DIR .. "src/devices/machine/vt82c496.c",
+ MAME_DIR .. "src/devices/machine/vt82c496.h",
+ }
+end
+
diff --git a/scripts/target/mame/mess.lua b/scripts/target/mame/mess.lua
index c37e297bf32..2e49364618c 100644
--- a/scripts/target/mame/mess.lua
+++ b/scripts/target/mame/mess.lua
@@ -564,6 +564,7 @@ MACHINES["WOZFDC"] = true
MACHINES["DIABLO_HD"] = true
MACHINES["TMS1024"] = true
MACHINES["NSC810"] = true
+MACHINES["VT82C496"] = true
--------------------------------------------------
-- specify available bus cores