summaryrefslogtreecommitdiffstatshomepage
path: root/scripts/src/cpu.lua
diff options
context:
space:
mode:
author AJR <ajrhacker@users.noreply.github.com>2019-06-20 17:00:50 -0400
committer AJR <ajrhacker@users.noreply.github.com>2019-06-20 17:01:38 -0400
commit81eec8d860a3582f36b32f33cd2cfb86be7257dd (patch)
treee77b151659aa3eb46ac037388de2e715c2e437b3 /scripts/src/cpu.lua
parent3e8d6aadc8a3b9a7efaecc852d32c3d6d833b7e5 (diff)
Preliminary disassembler and skeleton CPU device for Elan RISC II/RII series architecture
Diffstat (limited to 'scripts/src/cpu.lua')
-rw-r--r--scripts/src/cpu.lua17
1 files changed, 17 insertions, 0 deletions
diff --git a/scripts/src/cpu.lua b/scripts/src/cpu.lua
index 1fb7e3262cd..9a491f9f198 100644
--- a/scripts/src/cpu.lua
+++ b/scripts/src/cpu.lua
@@ -2880,3 +2880,20 @@ if (CPUS["NS32000"]~=null or _OPTIONS["with-tools"]) then
table.insert(disasm_files , MAME_DIR .. "src/devices/cpu/ns32000/ns32000dasm.cpp")
table.insert(disasm_files , MAME_DIR .. "src/devices/cpu/ns32000/ns32000dasm.h")
end
+
+--------------------------------------------------
+-- Elan RISC II series
+--@src/devices/cpu/rii/riscii.h,CPUS["RII"] = true
+--------------------------------------------------
+
+if (CPUS["RII"]~=null) then
+ files {
+ MAME_DIR .. "src/devices/cpu/rii/riscii.cpp",
+ MAME_DIR .. "src/devices/cpu/rii/riscii.h",
+ }
+end
+
+if (CPUS["RII"]~=null or _OPTIONS["with-tools"]) then
+ table.insert(disasm_files , MAME_DIR .. "src/devices/cpu/rii/riidasm.cpp")
+ table.insert(disasm_files , MAME_DIR .. "src/devices/cpu/rii/riidasm.h")
+end