summaryrefslogtreecommitdiffstatshomepage
path: root/docs/source/conf.py
diff options
context:
space:
mode:
author DavidHaywood <28625134+DavidHaywood@users.noreply.github.com>2018-08-03 00:23:32 +0100
committer Vas Crabb <cuavas@users.noreply.github.com>2018-08-03 09:38:59 +1000
commitc1b84b9e30a773eefaf50a82983e89fc0ba7cebf (patch)
treebfae47d00cc8fc37c37d530b563a94441f9e2cef /docs/source/conf.py
parentae110ad5e6496797f2fb4a47369705209bc046e3 (diff)
fix silly PSW trashing on interrupts, allow Register Bank to be shown in debugger
code now gets to the 'main loop' (starts at C3E0, jumps back there once it hits C6A3) and continues to execute that loop once it arrives there.
Diffstat (limited to 'docs/source/conf.py')
0 files changed, 0 insertions, 0 deletions