summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/compugraphic/pwrview.cpp
blob: a92c6d2c5ca3e273a4186ab20efb92f3be90bc8e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
// license:BSD-3-Clause
// copyright-holders:Carl, Al Kossow
/***************************************************************************

    Compugraphic MCS Powerview 10

***************************************************************************/

#include "emu.h"
#include "cpu/i86/i186.h"
#include "imagedev/floppy.h"
#include "machine/upd765.h"
#include "machine/i8251.h"
#include "machine/z80sio.h"
#include "machine/pit8253.h"
#include "machine/bankdev.h"
#include "screen.h"
#include "video/mc6845.h"
#include "bus/rs232/rs232.h"

class pwrview_state : public driver_device
{
public:
	pwrview_state(const machine_config &mconfig, device_type type, const char *tag) :
		driver_device(mconfig, type, tag),
		m_maincpu(*this, "maincpu"),
		m_pit(*this, "pit"),
		m_uart(*this, "uart"),
		m_sio(*this, "sio"),
		m_fdc(*this, "fdc"),
		m_bios(*this, "bios"),
		m_ram(*this, "ram"),
		m_biosbank(*this, "bios_bank"),
		m_vram(64*1024)
	{ }

	void pwrview(machine_config &config);

private:
	virtual void machine_start() override;
	virtual void machine_reset() override;

	TIMER_CALLBACK_MEMBER(update_tmr0);
	TIMER_CALLBACK_MEMBER(update_kbd);

	u16 bank0_r(offs_t offset);
	void bank0_w(offs_t offset, u16 data, u16 mem_mask = ~0);
	u8 unk1_r();
	void unk1_w(u8 data);
	u8 unk2_r();
	void unk2_w(u8 data);
	u8 unk3_r(offs_t offset);
	void unk3_w(offs_t offset, u8 data);
	u8 unk4_r(offs_t offset);
	void unk4_w(offs_t offset, u8 data);
	u8 led_r(offs_t offset);
	void led_w(offs_t offset, u8 data);
	u8 pitclock_r();
	u16 nmiio_r(offs_t offset);
	void nmiio_w(offs_t offset, u16 data);
	void nmimem_w(offs_t offset, u16 data);
	u16 vram1_r();
	void vram1_w(offs_t offset, u16 data, u16 mem_mask);
	u16 vram2_r();
	void vram2_w(offs_t offset, u16 data, u16 mem_mask);
	u16 fbios_r(offs_t offset);
	u8 rotary_r();
	u8 err_r();
	MC6845_UPDATE_ROW(update_row);

	void bios_bank(address_map &map);
	void pwrview_fetch_map(address_map &map);
	void pwrview_io(address_map &map);
	void pwrview_map(address_map &map);

	required_device<i80186_cpu_device> m_maincpu;
	required_device<pit8253_device> m_pit;
	required_device<i8251_device> m_uart;
	required_device<z80sio_device> m_sio;
	required_device<upd765a_device> m_fdc;
	required_memory_region m_bios;
	required_shared_ptr<u16> m_ram;
	required_device<address_map_bank_device> m_biosbank;
	std::vector<u16> m_vram;
	u8 m_leds[2];
	u8 m_switch;
	u8 m_c001;
	u8 m_c009;
	u8 m_c280;
	u8 m_c080;
	u8 m_errcode;
	u16 m_vramwin[2];
	bool m_dtr, m_rtsa, m_rtsb;
	bool m_rts;
	bool m_enable_fdc;
	emu_timer *m_tmr0ext;
	emu_timer *m_tmrkbd;
};

void pwrview_state::machine_start()
{
	save_item(NAME(m_vram));
	m_tmr0ext = timer_alloc(FUNC(pwrview_state::update_tmr0), this);
	m_tmrkbd = timer_alloc(FUNC(pwrview_state::update_kbd), this);
	membank("vram1")->configure_entries(0, 0x400, &m_vram[0], 0x80);
	membank("vram2")->configure_entries(0, 0x400, &m_vram[0], 0x80);
}

void pwrview_state::machine_reset()
{
	m_leds[0] = m_leds[1] = 0;
	m_switch = 0xe0;
	m_c001 = m_c009 = m_c080 = m_c280 = 0;
	m_errcode = 0x31;
	membank("vram1")->set_entry(0);
	membank("vram2")->set_entry(0);
	m_vramwin[0] = m_vramwin[1] = 0;
	m_biosbank->set_bank(0);
	m_uart->write_cts(0);
	m_tmrkbd->adjust(attotime::from_hz(9600*16), 0, attotime::from_hz(9600*16)); // kbd baud is guess
	m_enable_fdc = false;
	m_fdc->set_floppy(m_fdc->subdevice<floppy_connector>("0")->get_device());
}

TIMER_CALLBACK_MEMBER(pwrview_state::update_tmr0)
{
	m_maincpu->tmrin0_w(ASSERT_LINE);
	m_maincpu->tmrin0_w(CLEAR_LINE);
}

TIMER_CALLBACK_MEMBER(pwrview_state::update_kbd)
{
	m_uart->write_rxc(ASSERT_LINE);
	m_uart->write_txc(ASSERT_LINE);
	m_uart->write_rxc(CLEAR_LINE);
	m_uart->write_txc(CLEAR_LINE);
}

MC6845_UPDATE_ROW(pwrview_state::update_row)
{
	for(int c = 0; c < x_count; c++)
	{
		for(int p = 0; p < 62; p++)
		{
			int x = c * 62 + p;
			rgb_t pix = BIT(m_vram[(y * 64) + (x / 16)], x & 15) ? rgb_t::white() : rgb_t::black();
			bitmap.pix(y, x) = pix;
		}
	}
}

u8 pwrview_state::rotary_r()
{
	return ~m_switch;
}

u8 pwrview_state::err_r()
{
	m_maincpu->set_input_line(INPUT_LINE_NMI, CLEAR_LINE);
	return m_errcode;
}

u16 pwrview_state::bank0_r(offs_t offset)
{
	if(m_c001 & 2)
		return m_ram[offset];
	else
		return m_bios->as_u16(offset);
}

void pwrview_state::bank0_w(offs_t offset, u16 data, u16 mem_mask)
{
	if(m_c001 & 2)
		COMBINE_DATA(&m_ram[offset]);
}

u16 pwrview_state::nmiio_r(offs_t offset)
{
	logerror("%s: io nmi at %04x\n",machine().describe_context(), offset*2);
	m_maincpu->set_input_line(INPUT_LINE_NMI, ASSERT_LINE);
	return 0xff;
}

void pwrview_state::nmiio_w(offs_t offset, u16 data)
{
	logerror("%s: io nmi at %04x\n",machine().describe_context(), offset*2);
	m_maincpu->set_input_line(INPUT_LINE_NMI, ASSERT_LINE);
	switch(offset) // TODO: some connection with faulting address?
	{
		case 0:
			m_errcode = 0xaa;
			break;
		case 0xc00b / 2:
			m_errcode = 0xb2;
			break;
	}
}

void pwrview_state::nmimem_w(offs_t offset, u16 data)
{
	logerror("%s: mem nmi at %05x\n",machine().describe_context(), ((offset & 0x7fff) * 2) + 0xf8000);
	m_maincpu->set_input_line(INPUT_LINE_NMI, ASSERT_LINE);
	switch(((offset & 0x7fff) * 2) + 0x8000) // TODO: some connection with faulting address?
	{
		case 0x82e4:
			m_errcode = 0xae;
			break;
		case 0xbe80:
			m_errcode = 0xa6;
			break;
		case 0xbefc:
			m_errcode = 0xb6;
			break;
	}
}

u16 pwrview_state::fbios_r(offs_t offset)
{
	switch(m_c009 & 0xc)
	{
		case 0x0:
		case 0x4:
			return m_bios->as_u16(offset);
		case 0x8:
			return m_ram[offset + 0xf8000/2];
		case 0xc:
			return 0;
	}
	return 0;
}

u16 pwrview_state::vram1_r()
{
	return m_vramwin[0];
}

void pwrview_state::vram1_w(offs_t offset, u16 data, u16 mem_mask)
{
	data &= 0x3ff;
	COMBINE_DATA(&m_vramwin[0]);
	membank("vram1")->set_entry(m_vramwin[0]);
}

u16 pwrview_state::vram2_r()
{
	return m_vramwin[1];
}

void pwrview_state::vram2_w(offs_t offset, u16 data, u16 mem_mask)
{
	data &= 0x3ff;
	COMBINE_DATA(&m_vramwin[1]);
	membank("vram2")->set_entry(m_vramwin[1]);
}

u8 pwrview_state::unk1_r()
{
	return m_c001;
}

void pwrview_state::unk1_w(u8 data)
{
	m_c001 = data;
}

u8 pwrview_state::unk2_r()
{
	return m_c009;
}

void pwrview_state::unk2_w(u8 data)
{
	if(BIT(data, 6))
	{
		m_maincpu->drq0_w(1);
		m_maincpu->drq1_w(1);
	}
	else
	{
		m_maincpu->drq0_w(0);
		m_maincpu->drq1_w(0);
	}
	if(!BIT(m_c080, 7))
	{
		if(BIT(data, 4))
			m_tmr0ext->adjust(attotime::from_hz(33500), 0, attotime::from_hz(33500)); //refresh?
		else
			m_tmr0ext->adjust(attotime::never);
	}

	m_biosbank->set_bank((data >> 2) & 3);
	m_c009 = data;
}

u8 pwrview_state::unk3_r(offs_t offset)
{
	u8 ret = 0;
	switch(offset)
	{
		case 0:
			ret = m_c280;
			if(BIT(m_c280, 4))
				m_c280 &= ~0x10;
			break;
		case 2:
			ret = (m_rts ? 0 : 0x40) | (m_dtr ? 0 : 0x80) | 0x20;
			break;
		case 3:
			ret = m_sio->m1_r();
			break;
	}
	return ret;
}

void pwrview_state::unk3_w(offs_t offset, u8 data)
{
	switch(offset)
	{
		case 0:
			m_c280 = data;
			m_pit->set_clockin(0, BIT(data, 7) ? 1000000 : 0);
			m_pit->set_clockin(1, BIT(data, 6) ? 1000000 : 0);
			m_pit->set_clockin(2, BIT(data, 5) ? 1000000 : 0);
			if(BIT(data, 2))
			{
				if(!BIT(data, 6))
					m_pit->set_clockin(1, 2000000);
				if(!BIT(data, 7))
					m_pit->set_clockin(2, 2000000);
			}
			else
			{
				if(!BIT(data, 6))
					m_pit->set_clockin(1, 0);
				if(!BIT(data, 7))
					m_pit->set_clockin(2, 0);
			}
			break;
		case 1:
			if(BIT(data, 4))
			{
				m_enable_fdc = true;
				m_fdc->soft_reset();
			}
			else
				m_enable_fdc = false;
			break;
	}
}

u8 pwrview_state::unk4_r(offs_t offset)
{
	switch(offset)
	{
		case 0:
			return m_c080;
	}
	return 0;
}

void pwrview_state::unk4_w(offs_t offset, u8 data)
{
	switch(offset)
	{
		case 0:
			m_c080 = data;
			if(!BIT(data, 7))
			{
				if(BIT(m_c009, 4))
					m_tmr0ext->adjust(attotime::from_hz(33500), 0, attotime::from_hz(33500));
				else
					m_tmr0ext->adjust(attotime::never);
				return;
			}
			switch(data & 7) // this is all hand tuned to match the expected ratio with the pit clock
			{
				case 2:
					m_tmr0ext->adjust(attotime::from_hz(31500), 0, attotime::from_hz(31500)); // hfreq?
					break;
				case 3:
					m_tmr0ext->adjust(attotime::from_hz(60), 0, attotime::from_hz(60)); // vfreq?
					break;
				case 4:
					m_tmr0ext->adjust(attotime::from_hz(500000), 0, attotime::from_hz(500000)); // pixelclock?
					break;
				case 0:
					if(m_maincpu->space(AS_PROGRAM).read_byte(0xfbe00) == 0xff) // HACK: this appears to be the vram bank, are the outputed pixels clocking the timer?
						m_tmr0ext->adjust(attotime::from_hz(31500), 0, attotime::from_hz(31500));
					else
						m_tmr0ext->adjust(attotime::never);
					break;
			}
	}
}

u8 pwrview_state::led_r(offs_t offset)
{
	return m_leds[offset];
}

void pwrview_state::led_w(offs_t offset, u8 data)
{
	std::function<char (u8)> xlate = [](u8 val) -> char {
		const u8 segxlat[] = { 0xc0, 0xf9, 0xa4, 0xb0, 0x99, 0x92, 0x82, 0xf8, 0x80, 0x98, 0x88, 0x83, 0xc6, 0xa1, 0x86, 0x8e };
		const char hex[] = { '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f' };
		val |= 0x80;
		if(val == 0xff)
			return ' ';
		for(int i = 0; i < 16; i++)
		{
			if(val == segxlat[i])
				return hex[i];
		}
		return '?';
	};
	m_leds[offset] = data;
	if(offset == 1)
	{
		logerror("%c%c%c%c\n", m_leds[1] & 0x80 ? ' ' : '.', xlate(m_leds[1]), m_leds[0] & 0x80 ? ' ' : '.', xlate(m_leds[0]));
		m_c009 &= ~2;
		m_c009 |= (data & 0x80) ? 0 : 2; // TODO: what this means
		m_c009 &= (data & 0x80) ? ~0x10 : ~0; // TODO: what this means
	}
}

u8 pwrview_state::pitclock_r()
{
	m_pit->write_clk0(ASSERT_LINE);
	m_pit->write_clk0(CLEAR_LINE);
	return 0;
}

void pwrview_state::bios_bank(address_map &map)
{
	map(0x00000, 0x07fff).rom().region("bios", 0);
	map(0x00000, 0x07fff).w(FUNC(pwrview_state::nmimem_w));

	map(0x08000, 0x0ffff).w(FUNC(pwrview_state::nmimem_w));
	map(0x0be00, 0x0be7f).bankrw("vram1");
	map(0x0befe, 0x0beff).rw(FUNC(pwrview_state::vram1_r), FUNC(pwrview_state::vram1_w));
	map(0x0bf00, 0x0bf7f).bankrw("vram2");
	map(0x0bffe, 0x0bfff).rw(FUNC(pwrview_state::vram2_r), FUNC(pwrview_state::vram2_w));
	map(0x0c000, 0x0ffff).rom().region("bios", 0x4000);

	map(0x10000, 0x17fff).ram();

	map(0x18000, 0x1ffff).w(FUNC(pwrview_state::nmimem_w));

	map(0x1be00, 0x1be7f).bankrw("vram1");
	map(0x1befe, 0x1beff).rw(FUNC(pwrview_state::vram1_r), FUNC(pwrview_state::vram1_w));
	map(0x1bf00, 0x1bf7f).bankrw("vram2");
	map(0x1bffe, 0x1bfff).rw(FUNC(pwrview_state::vram2_r), FUNC(pwrview_state::vram2_w));
	map(0x1c000, 0x1ffff).rom().region("bios", 0x4000);
}

void pwrview_state::pwrview_map(address_map &map)
{
	map(0x00000, 0xf7fff).ram().share("ram");
	map(0x00000, 0x003ff).rw(FUNC(pwrview_state::bank0_r), FUNC(pwrview_state::bank0_w));
	map(0xf8000, 0xfffff).m(m_biosbank, FUNC(address_map_bank_device::amap16));
}

void pwrview_state::pwrview_fetch_map(address_map &map)
{
	map(0x00000, 0xf7fff).ram().share("ram");
	map(0x00000, 0x003ff).r(FUNC(pwrview_state::bank0_r));
	map(0xf8000, 0xfffff).r(FUNC(pwrview_state::fbios_r));
}

void pwrview_state::pwrview_io(address_map &map)
{
	map.unmap_value_high();
	map(0x0000, 0xffff).rw(FUNC(pwrview_state::nmiio_r), FUNC(pwrview_state::nmiio_w));
	map(0xc001, 0xc001).rw(FUNC(pwrview_state::unk1_r), FUNC(pwrview_state::unk1_w));
	map(0xc002, 0xc005).rw(FUNC(pwrview_state::led_r), FUNC(pwrview_state::led_w)).umask16(0xff00);
	map(0xc007, 0xc007).r(FUNC(pwrview_state::rotary_r));
	map(0xc009, 0xc009).rw(FUNC(pwrview_state::unk2_r), FUNC(pwrview_state::unk2_w));
	map(0xc00b, 0xc00b).r(FUNC(pwrview_state::err_r));
	map(0xc00c, 0xc00d).ram();
	map(0xc080, 0xc087).rw(FUNC(pwrview_state::unk4_r), FUNC(pwrview_state::unk4_w));
	map(0xc088, 0xc088).w("crtc", FUNC(hd6845s_device::address_w));
	map(0xc08a, 0xc08a).rw("crtc", FUNC(hd6845s_device::register_r), FUNC(hd6845s_device::register_w));
	map(0xc280, 0xc287).rw(FUNC(pwrview_state::unk3_r), FUNC(pwrview_state::unk3_w)).umask16(0x00ff);
	map(0xc288, 0xc28f).rw(m_pit, FUNC(pit8253_device::read), FUNC(pit8253_device::write)).umask16(0x00ff);
	map(0xc2a0, 0xc2a7).rw(m_sio, FUNC(z80sio_device::cd_ba_r), FUNC(z80sio_device::cd_ba_w)).umask16(0x00ff);
	map(0xc2c0, 0xc2c3).rw(m_uart, FUNC(i8251_device::read), FUNC(i8251_device::write)).umask16(0x00ff);
	map(0xc2e0, 0xc2e3).m(m_fdc, FUNC(upd765a_device::map)).umask16(0x00ff);
	map(0xc2e4, 0xc2e5).ram();
	map(0xc2e6, 0xc2e6).r(FUNC(pwrview_state::pitclock_r));
}

static void pwrview_floppies(device_slot_interface &device)
{
	device.option_add("525dd", FLOPPY_525_DD);
}

void pwrview_state::pwrview(machine_config &config)
{
	I80186(config, m_maincpu, XTAL(16'000'000));
	m_maincpu->set_addrmap(AS_PROGRAM, &pwrview_state::pwrview_map);
	m_maincpu->set_addrmap(AS_OPCODES, &pwrview_state::pwrview_fetch_map);
	m_maincpu->set_addrmap(AS_IO, &pwrview_state::pwrview_io);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_physical_aspect(3, 4); // Portrait CRT
	screen.set_raw(XTAL(64'000'000)/8, 992, 0, 744, 1040, 0, 960);  // clock unknown
	screen.set_screen_update("crtc", FUNC(hd6845s_device::screen_update));

	PIT8253(config, m_pit, 0);
	m_pit->set_clk<0>(XTAL(16'000'000)/16); // clocks unknown, fix above when found
	m_pit->set_clk<1>(XTAL(16'000'000)/16);
	m_pit->set_clk<2>(XTAL(16'000'000)/16);
	m_pit->out_handler<1>().set([this](int state){ if (!m_rtsa) m_sio->rxca_w(state); }); //HACK: prevent sdlc_receive from finding sync immediately because wr7 is 0 when rx is enabled
	m_pit->out_handler<1>().append([this](int state){ if (!m_rtsb) m_sio->rxcb_w(state); });
	m_pit->out_handler<1>().append([this](int state){ if (!m_rtsa) m_sio->txca_w(state); });
	m_pit->out_handler<1>().append([this](int state){ if (!m_rtsb) m_sio->txcb_w(state); });

	// floppy disk controller
	UPD765A(config, m_fdc, 8'000'000, false, false); // Rockwell R6765P
	m_fdc->intrq_wr_callback().set([this](int state){ if(m_enable_fdc) m_maincpu->int3_w(state); });
	m_fdc->drq_wr_callback().set(m_maincpu, FUNC(i80186_cpu_device::drq0_w));
	FLOPPY_CONNECTOR(config, "fdc:0", pwrview_floppies, "525dd", floppy_image_device::default_mfm_floppy_formats);
	FLOPPY_CONNECTOR(config, "fdc:1", pwrview_floppies, "525dd", floppy_image_device::default_mfm_floppy_formats);

	I8251(config, m_uart, 0);
	m_uart->rxrdy_handler().set(m_maincpu, FUNC(i80186_cpu_device::int3_w));
	m_uart->txd_handler().set([this](bool state){ if(BIT(m_c280, 4) && m_dtr) m_uart->write_rxd(state); }); // m_dtr here appears unlikely but the post seems to expect it
	m_uart->dtr_handler().set([this](bool state){ m_dtr = state; });
	m_uart->rts_handler().set([this](bool state){ m_rts = state; });


	Z80SIO(config, m_sio, 4000000); // Z8442BPS (SIO/2)
	m_sio->out_int_callback().set(m_maincpu, FUNC(i80186_cpu_device::int2_w));
	m_sio->out_txda_callback().set([this](int state){ m_sio->rxa_w(state); }); // TODO: find loopback control reg
	m_sio->out_rtsa_callback().set([this](int state){ m_rtsa = state; });
	m_sio->out_txdb_callback().set([this](int state){ m_sio->rxb_w(state); });
	m_sio->out_rtsb_callback().set([this](int state){ m_rtsb = state; });
	m_sio->out_wrdya_callback().set(m_maincpu, FUNC(i80186_cpu_device::drq1_w)).invert();
	m_sio->out_wrdyb_callback().set(m_maincpu, FUNC(i80186_cpu_device::drq1_w)).invert();

	hd6845s_device &crtc(HD6845S(config, "crtc", XTAL(64'000'000)/64)); // clock unknown
	crtc.set_char_width(62);
	crtc.set_update_row_callback(FUNC(pwrview_state::update_row));
	crtc.set_show_border_area(false);

	ADDRESS_MAP_BANK(config, "bios_bank").set_map(&pwrview_state::bios_bank).set_options(ENDIANNESS_LITTLE, 16, 17, 0x8000);
}

ROM_START(pwrview)
	ROM_REGION16_LE(0x8000, "bios", 0)
	ROM_SYSTEM_BIOS(0, "bios", "bios")
	ROMX_LOAD("215856-003.bin", 0x0000, 0x4000, CRC(1fa2cd11) SHA1(b4755c7d5200a423a750ecf71c0aed33e364138b), ROM_SKIP(1) | ROM_BIOS(0))
	ROMX_LOAD("215856-004.bin", 0x0001, 0x4000, CRC(4fd01e0a) SHA1(c4d1d40d4e8e529c03857f4a3c8428ccf6b8ff99), ROM_SKIP(1) | ROM_BIOS(0))
ROM_END

COMP(1984, pwrview, 0, 0, pwrview, 0, pwrview_state, empty_init, "Compugraphic", "MCS PowerView 10", MACHINE_NOT_WORKING)