1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
// license:BSD-3-Clause
// copyright-holders:Ryan Holtz
/*
* nld_8277.cpp
*
* 8277: Dual 8-Bit Shift Register
*
* +--------------+
* RESET |1 ++ 16| VCC
* /Q7A |2 15| /Q7B
* Q7A |3 14| Q7B
* DSA |4 8277 13| DSB
* D1A |5 12| D1B
* D0A |6 11| D0B
* CLKA |7 10| CLKB
* GND |8 9| CLK
* +--------------+
*
*/
#include "nl_base.h"
namespace netlist
{
namespace devices
{
NETLIB_OBJECT(8277_shifter)
{
NETLIB_CONSTRUCTOR(8277_shifter)
, m_D0(*this, "D0", NETLIB_DELEGATE(inputs))
, m_D1(*this, "D1", NETLIB_DELEGATE(inputs))
, m_DS(*this, "DS", NETLIB_DELEGATE(inputs))
, m_buffer(*this, "m_buffer", 0)
, m_Q7(*this, "Q7")
, m_Q7Q(*this, "Q7Q")
, m_power_pins(*this)
{
}
public:
void reset_shifter() noexcept
{
m_buffer = 0;
m_Q7.push(0, NLTIME_FROM_NS(40));
m_Q7Q.push(1, NLTIME_FROM_NS(40));
}
void shift() noexcept
{
uint32_t in = (m_DS() ? m_D1() : m_D0());
m_buffer <<= 1;
m_buffer |= in;
uint32_t out = (m_buffer >> 7) & 1;
uint32_t outq = (~m_buffer >> 7) & 1;
m_Q7.push(out, NLTIME_FROM_NS(40));
m_Q7Q.push(outq, NLTIME_FROM_NS(40));
}
logic_input_t m_D0;
logic_input_t m_D1;
logic_input_t m_DS;
state_var<uint8_t> m_buffer;
logic_output_t m_Q7;
logic_output_t m_Q7Q;
nld_power_pins m_power_pins;
private:
NETLIB_HANDLERI(inputs)
{
/* do nothing */
}
};
NETLIB_OBJECT(8277)
{
NETLIB_CONSTRUCTOR(8277)
, m_A(*this, "A")
, m_B(*this, "B")
, m_RESET(*this, "RESET", NETLIB_DELEGATE(shifter_reset))
, m_CLK(*this, "CLK", NETLIB_DELEGATE(clk))
, m_CLKA(*this, "CLKA", NETLIB_DELEGATE(clka))
, m_CLKB(*this, "CLKB", NETLIB_DELEGATE(clkb))
, m_last_CLK(*this, "m_last_CLK", 0)
, m_last_CLKA(*this, "m_last_CLKA", 0)
, m_last_CLKB(*this, "m_last_CLKB", 0)
// FIXME: needs family!
{
register_subalias("D0A", "A.D0");
register_subalias("D1A", "A.D1");
register_subalias("DSA", "A.DS");
register_subalias("Q7A", "A.Q7");
register_subalias("Q7QA", "A.Q7Q");
register_subalias("D0B", "B.D0");
register_subalias("D1B", "B.D1");
register_subalias("DSB", "B.DS");
register_subalias("Q7B", "B.Q7");
register_subalias("Q7QB", "B.Q7Q");
connect("A.VCC", "B.VCC");
connect("A.GND", "B.GND");
register_subalias("VCC", "A.VCC");
register_subalias("GND", "A.GND");
}
NETLIB_RESETI()
{
m_last_CLK = 0;
m_last_CLKA = 0;
m_last_CLKB = 0;
}
private:
NETLIB_HANDLERI(shifter_reset)
{
if (!m_RESET())
{
m_A.reset_shifter();
m_B.reset_shifter();
}
}
NETLIB_HANDLERI(clk)
{
if (!m_last_CLK && m_CLK())
{
m_A.shift();
m_B.shift();
}
m_last_CLK = m_CLK();
m_last_CLKA = m_CLKA();
m_last_CLKB = m_CLKB();
}
NETLIB_HANDLERI(clka)
{
if (!m_last_CLKA && m_CLKA())
{
m_A.shift();
}
m_last_CLKA = m_CLKA();
}
NETLIB_HANDLERI(clkb)
{
if (!m_last_CLKB && m_CLKB())
{
m_B.shift();
}
m_last_CLKB = m_CLKB();
}
NETLIB_SUB(8277_shifter) m_A;
NETLIB_SUB(8277_shifter) m_B;
logic_input_t m_RESET;
logic_input_t m_CLK;
logic_input_t m_CLKA;
logic_input_t m_CLKB;
state_var<uint32_t> m_last_CLK;
state_var<uint32_t> m_last_CLKA;
state_var<uint32_t> m_last_CLKB;
};
NETLIB_DEVICE_IMPL(8277, "TTL_8277", "+RESET,+CLK,+CLKA,+D0A,+D1A,+DSA,+CLKB,+D0B,+D1B,+DSB,@VCC,@GND")
} //namespace devices
} // namespace netlist
|