1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
|
// license:BSD-3-Clause
// copyright-holders:Aaron Giles
/*************************************************************************
SMC91C9X ethernet controller implementation
by Aaron Giles
**************************************************************************/
#ifndef __SMC91C9X__
#define __SMC91C9X__
#define ETHER_BUFFER_SIZE (2048)
#define ETHER_RX_BUFFERS (4)
/***************************************************************************
TYPE DEFINITIONS
***************************************************************************/
class smc91c9x_device : public device_t
{
public:
smc91c9x_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);
~smc91c9x_device() {}
template<class _Object> static devcb_base &set_irq_callback(device_t &device, _Object object) { return downcast<smc91c9x_device &>(device).m_irq_handler.set_callback(object); }
DECLARE_READ16_MEMBER( read );
DECLARE_WRITE16_MEMBER( write );
protected:
// device-level overrides
virtual void device_start();
virtual void device_reset();
private:
// internal state
devcb_write_line m_irq_handler;
/* raw register data and masks */
UINT16 m_reg[64];
UINT16 m_regmask[64];
/* IRQ information */
UINT8 m_irq_state;
/* allocate information */
UINT8 m_alloc_count;
/* transmit/receive FIFOs */
UINT8 m_fifo_count;
UINT8 m_rx[ETHER_BUFFER_SIZE * ETHER_RX_BUFFERS];
UINT8 m_tx[ETHER_BUFFER_SIZE];
/* counters */
UINT32 m_sent;
UINT32 m_recd;
void update_ethernet_irq();
void update_stats();
void finish_enqueue(int param);
void process_command(UINT16 data);
};
class smc91c94_device : public smc91c9x_device
{
public:
smc91c94_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};
extern const device_type SMC91C94;
class smc91c96_device : public smc91c9x_device
{
public:
smc91c96_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
};
extern const device_type SMC91C96;
/***************************************************************************
DEVICE CONFIGURATION MACROS
***************************************************************************/
#define MCFG_SMC91C94_ADD(_tag) \
MCFG_DEVICE_ADD(_tag, SMC91C94, 0)
#define MCFG_SMC91C94_IRQ_CALLBACK(_write) \
devcb = &smc91c94_device::set_irq_callback(*device, DEVCB_##_write);
#define MCFG_SMC91C96_ADD(_tag) \
MCFG_DEVICE_ADD(_tag, SMC91C96, 0)
#define MCFG_SMC91C96_IRQ_CALLBACK(_write) \
devcb = &smc91c96_device::set_irq_callback(*device, DEVCB_##_write);
#endif
|