summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/mcs40/mcs40dasm.cpp
blob: 3ecf5712308e4c7acf7d934222e28e87c23e9829 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
// license:BSD-3-Clause
// copyright-holders:Vas Crabb
/*****************************************************************************
 *
 *   4004dasm.cpp
 *
 *   Intel MCS-40 CPU Disassembly
 *
 *****************************************************************************/

#include "emu.h"

namespace {

enum class format
{
	ILL,
	SIMPLE,
	IMM4,
	REG,
	REGPAGE,
	PAIR,
	PAIRIMM,
	ABS,
	PAGE,
	COND,
	EXT
};

enum class level
{
	I4004,
	I4040
};

struct op
{
	format m_format;
	level m_level;
	char const *m_name;
	op const *m_ext;
};

#define OP(fmt, lvl, name) { format::fmt, level::lvl, #name, nullptr }
#define OPX(tbl) { format::EXT, level::I4004, nullptr, f_opx_##tbl }

op const f_opx_0[16] = {
		OP(SIMPLE, I4004, nop), OP(SIMPLE, I4040, hlt), OP(SIMPLE, I4040, bbs), OP(SIMPLE, I4040, lcr),
		OP(SIMPLE, I4040, or4), OP(SIMPLE, I4040, or5), OP(SIMPLE, I4040, an6), OP(SIMPLE, I4040, an7),
		OP(SIMPLE, I4040, db0), OP(SIMPLE, I4040, db1), OP(SIMPLE, I4040, sb0), OP(SIMPLE, I4040, sb1),
		OP(SIMPLE, I4040, ein), OP(SIMPLE, I4040, din), OP(SIMPLE, I4040, rpm), OP(ILL,    I4004, ill) };

op const f_opx_2[16] = {
		OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src), OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src),
		OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src), OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src),
		OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src), OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src),
		OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src), OP(PAIRIMM, I4004, fim), OP(PAIR, I4004, src) };

op const f_opx_3[16] = {
		OP(PAIR, I4004, fin), OP(PAIR, I4004, jin), OP(PAIR, I4004, fin), OP(PAIR, I4004, jin),
		OP(PAIR, I4004, fin), OP(PAIR, I4004, jin), OP(PAIR, I4004, fin), OP(PAIR, I4004, jin),
		OP(PAIR, I4004, fin), OP(PAIR, I4004, jin), OP(PAIR, I4004, fin), OP(PAIR, I4004, jin),
		OP(PAIR, I4004, fin), OP(PAIR, I4004, jin), OP(PAIR, I4004, fin), OP(PAIR, I4004, jin) };

op const f_opx_io[16] = {
		OP(SIMPLE, I4004, wrm), OP(SIMPLE, I4004, wmp), OP(SIMPLE, I4004, wrr), OP(SIMPLE, I4004, wpm),
		OP(SIMPLE, I4004, wr0), OP(SIMPLE, I4004, wr1), OP(SIMPLE, I4004, wr2), OP(SIMPLE, I4004, wr3),
		OP(SIMPLE, I4004, sbm), OP(SIMPLE, I4004, rdm), OP(SIMPLE, I4004, rdr), OP(SIMPLE, I4004, adm),
		OP(SIMPLE, I4004, rd0), OP(SIMPLE, I4004, rd1), OP(SIMPLE, I4004, rd2), OP(SIMPLE, I4004, rd3) };

op const f_opx_f[16] = {
		OP(SIMPLE, I4004, clb), OP(SIMPLE, I4004, clc), OP(SIMPLE, I4004, iac), OP(SIMPLE, I4004, cmc),
		OP(SIMPLE, I4004, cma), OP(SIMPLE, I4004, ral), OP(SIMPLE, I4004, rar), OP(SIMPLE, I4004, tcc),
		OP(SIMPLE, I4004, dac), OP(SIMPLE, I4004, tcs), OP(SIMPLE, I4004, stc), OP(SIMPLE, I4004, daa),
		OP(SIMPLE, I4004, kbp), OP(SIMPLE, I4004, dcl), OP(ILL,    I4004, ill), OP(ILL,    I4004, ill) };

op const f_ops[16] = {
		OPX(0),                  OP(COND,    I4004, jcn), OPX(2),                  OPX(3),
		OP(ABS,     I4004, jun), OP(ABS,     I4004, jms), OP(REG,     I4004, inc), OP(REGPAGE, I4004, isz),
		OP(REG,     I4004, add), OP(REG,     I4004, sub), OP(REG,     I4004, ld ), OP(REG,     I4004, xch),
		OP(IMM4,    I4004, bbl), OP(IMM4,    I4004, ldm), OPX(io),                 OPX(f)                  };

char const *const f_cond[16] = {
		"$0", "nt", "c",  "$3", "z",  "$5", "$6", "$7",
		"$8", "t",  "nc", "$b", "nz", "$d", "$e", "$f" };

offs_t disassemble(
		cpu_device *device,
		std::ostream &stream,
		offs_t pc,
		u8 const *oprom,
		u8 const *opram,
		int options,
		level lvl,
		unsigned pcmask)
{
	offs_t npc(pc + 1);
	u8 const opcode(oprom[0]);
	op const &base_op(f_ops[(opcode >> 4) & 0x0f]);
	op const &ext_op((base_op.m_format == format::EXT) ? base_op.m_ext[opcode & 0x0f] : base_op);
	op const desc((ext_op.m_level > lvl) ? f_opx_f[0x0f] : ext_op);

	u8 const imm4(opcode & 0x0f);
	u8 const pair(opcode & 0x0e);
	switch (desc.m_format)
	{
	case format::ILL:
		util::stream_format(stream, "%-3s $%02x", desc.m_name, opcode);
		break;
	case format::SIMPLE:
		util::stream_format(stream, "%s", desc.m_name);
		break;
	case format::IMM4:
		util::stream_format(stream, "%-3s $%01x", desc.m_name, imm4);
		break;
	case format::REG:
		util::stream_format(stream, "%-3s r%01x", desc.m_name, imm4);
		break;
	case format::REGPAGE:
		npc++;
		util::stream_format(stream, "%-3s r%01x,$%03x", desc.m_name, imm4, oprom[1] | (npc & 0x0f00U));
		break;
	case format::PAIR:
		util::stream_format(stream, "%-3s r%01xr%01x", desc.m_name, pair, pair + 1U);
		break;
	case format::PAIRIMM:
		npc++;
		util::stream_format(stream, "%-3s r%01xr%01x,$%02x", desc.m_name, pair, pair + 1, oprom[1]);
		break;
	case format::ABS:
		npc++;
		util::stream_format(stream, "%-3s $%03x", desc.m_name, ((u16(opcode) & 0x0fU) << 8) | oprom[1]);
		break;
	case format::PAGE:
		npc++;
		util::stream_format(stream, "%-3s $%03x", desc.m_name, oprom[1] | (npc & 0x0f00U));
		break;
	case format::COND:
		npc++;
		util::stream_format(stream, "%-3s %s,$%03x", desc.m_name, f_cond[imm4], oprom[1] | (npc & 0x0f00U));
		break;
	default:
		throw false;
	}

	offs_t flags(0U);
	if (format::ILL != desc.m_format)
	{
		if (0x50U == (opcode & 0xf0U)) // JMS
			flags = DASMFLAG_STEP_OVER;
		else if ((0xc0 == (opcode & 0xf0)) || (0x02 == opcode)) // BBL/BBS
			flags = DASMFLAG_STEP_OUT;
	}

	return (npc - pc) | flags | DASMFLAG_SUPPORTED;
}

} // anonymous namespace


CPU_DISASSEMBLE(i4004) { return disassemble(device, stream, pc, oprom, opram, options, level::I4004, 0x0fffU); }
CPU_DISASSEMBLE(i4040) { return disassemble(device, stream, pc, oprom, opram, options, level::I4040, 0x1fffU); }