| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | m68040: Stop CINV DATA instruction from causing F-line exception | 2019-06-27 | 2 | -0/+6 | |
| | | |||||
| * | t11: switch to MACRO-11 syntax, decode deferred addressing modes (nw) | 2019-06-25 | 1 | -33/+47 | |
| | | |||||
| * | srcclean (nw) | 2019-06-23 | 5 | -55/+55 | |
| | | |||||
| * | bcpdasm: Correct some instruction decodings and formats (nw) | 2019-06-22 | 2 | -5/+5 | |
| | | | | | dp8344: Tweak register display (nw) | ||||
| * | Add disassembler and skeleton device for DP8344 Biphase Communications Processor | 2019-06-22 | 4 | -0/+1988 | |
| | | |||||
| * | i8x9x: Add baud rate register (nw) | 2019-06-22 | 2 | -1/+13 | |
| | | |||||
| * | mega32x.cpp: refactor and convert read/write handlers to 16-bit space ↵ | 2019-06-22 | 2 | -7/+7 | |
| | | | | | [Angelo Salese] | ||||
| * | sh2.cpp: first pass over SH7604 SoC refactoring [Angelo Salese] | 2019-06-21 | 4 | -419/+1012 | |
| | | | | | * Fixed division unit overflow flag clearance; | ||||
| * | mindset: Hack the interrupts a little more [O. Galibert] | 2019-06-21 | 1 | -0/+1 | |
| | | | | | i86: Delay interrupts for one instruction after sti [O. Galibert] | ||||
| * | riscii: Add the register space (nw) | 2019-06-20 | 2 | -7/+37 | |
| | | |||||
| * | riscii: Minor update (nw) | 2019-06-20 | 1 | -3/+4 | |
| | | |||||
| * | riidasm: Correct order of parameters for MOVRP and MOVPR (nw) | 2019-06-20 | 1 | -4/+4 | |
| | | |||||
| * | Preliminary disassembler and skeleton CPU device for Elan RISC II/RII series ↵ | 2019-06-20 | 4 | -0/+759 | |
| | | | | | architecture | ||||
| * | z180: Fix copy-and-paste error (nw) | 2019-06-17 | 1 | -1/+1 | |
| | | |||||
| * | z180: Separate out internal registers by function; get rid of a lot of ↵ | 2019-06-17 | 4 | -1110/+735 | |
| | | | | | not-so-useful macros (nw) | ||||
| * | ucom4: remove global enum (nw) | 2019-06-16 | 3 | -44/+43 | |
| | | |||||
| * | mcs48: Further distinction of UPI variants (nw) | 2019-06-16 | 2 | -46/+74 | |
| | | |||||
| * | mindset: Fix the 8042s, clock starts ticking [O. Galibert] | 2019-06-16 | 2 | -1/+15 | |
| | | |||||
| * | hmcs40: remove port enum (nw) | 2019-06-16 | 1 | -12/+0 | |
| | | |||||
| * | mcs48: Update documentation (nw) | 2019-06-16 | 1 | -6/+10 | |
| | | |||||
| * | XaviX logical improvements (nw) (#5244) | 2019-06-16 | 7 | -290/+1032 | |
| | | | | | | | | | * xavix - change stack behavior slighlty (nw) * adjust xavix zero page behavior so that opcodes using the zeropage space ignore banks etc. and always read / write to zero page * kill off some memory access special casing now that the opcodes handle it (nw) | ||||
| * | unsp.cpp: Fix device validation error (nw) | 2019-06-15 | 1 | -1/+1 | |
| | | |||||
| * | unsp, spg110, spg2xx, sunplus_gcm394: Fix maps by unifying SoC devices with ↵ | 2019-06-15 | 2 | -23/+38 | |
| | | | | | CPU cores (nw) | ||||
| * | Merge pull request #5238 from DavidHaywood/140619 | 2019-06-14 | 3 | -10/+54 | |
| |\ | | | | | xavix - store the extra codebank byte in a private stack when making long calls etc. | ||||
| | * | xavix - store the extra codebank byte in a private stack when making long ↵ | 2019-06-14 | 3 | -10/+54 | |
| | | | | | | | | | | | | | calls etc. (fixes crash on calibration screen in rad_hnt2) this seems feasible as it's an extension to the CPU, so keeping it in a private stack would maintain better compatibility with 6502 code | ||||
| * | | tms7000: apply tim's fix for timer divider (nw) | 2019-06-14 | 1 | -1/+1 | |
| |/ | |||||
| * | Fix PMMU translation error that broke macii (nw) | 2019-06-13 | 1 | -1/+1 | |
| | | |||||
| * | m68kcpu: Apply byte smearing to PMMU as well (nw) | 2019-06-12 | 1 | -61/+67 | |
| | | |||||
| * | Fix up some commented out testing code (nw) | 2019-06-12 | 1 | -2/+3 | |
| | | |||||
| * | Remove some msvc warnings (nw) | 2019-06-12 | 2 | -0/+8 | |
| | | |||||
| * | mcs48dsm.cpp: Add (unemulated) CMOS IDL opcode (nw) | 2019-06-07 | 1 | -0/+1 | |
| | | |||||
| * | m68kcpu: Alternate implementation suggested by Olivier Galibert (nw) | 2019-06-07 | 1 | -4/+4 | |
| | | |||||
| * | Accurate byte-smearing write behavior for 32-bit members of the M68K family | 2019-06-06 | 1 | -3/+48 | |
| | | |||||
| * | devcb: Eliminate legacy callback syntax (nw) | 2019-06-06 | 3 | -12/+0 | |
| | | |||||
| * | m6805: flag fix (nw) | 2019-06-04 | 1 | -1/+1 | |
| | | | | | CLRX doesn't clear the carry flag. | ||||
| * | m6502: remove unused 0byte file (nw) | 2019-06-03 | 1 | -0/+0 | |
| | | |||||
| * | Fix clang error: unused variable 'DMAFLAG' [-Werror,-Wunused-const-variable] ↵ | 2019-06-02 | 1 | -20/+23 | |
| | | | | | (nw) | ||||
| * | cpu/jaguar/jaguar.cpp : Additional notes | 2019-06-02 | 1 | -1/+1 | |
| | | |||||
| * | cpu/jaguar/*.cpp : Updates | 2019-06-02 | 4 | -459/+485 | |
| | | | | | | Add notes, Reduce defines, Simplify handlers, Use shorter / correct type values, Reduce unnecessary lines, Remove register_postload jaguar.cpp : Fix metadata, Correct XTAL frequency | ||||
| * | arm: use standard_irq_callback (nw) | 2019-05-31 | 2 | -27/+7 | |
| | | |||||
| * | arm: disable nested irq hack again for testing (nw) | 2019-05-30 | 1 | -2/+2 | |
| | | |||||
| * | arm: add back wrong interrupt handling and make it an option (nw) | 2019-05-30 | 2 | -4/+17 | |
| | | |||||
| * | arm: blocking irq here isnt right, this fixes chessmachine isa card lockup (nw) | 2019-05-30 | 1 | -8/+2 | |
| | | |||||
| * | srcclean (nw) | 2019-05-26 | 7 | -21/+21 | |
| | | |||||
| * | i386: fix enter insn (nw) | 2019-05-25 | 2 | -6/+26 | |
| | | |||||
| * | arm: missing copyright holder (nw) | 2019-05-25 | 4 | -5/+7 | |
| | | |||||
| * | -r4000: Added bus error functionality. [Ryan Holtz] | 2019-05-25 | 2 | -6/+43 | |
| | | | | | | | | | -newport: Fixed VRAM tests and several fast-clear bugs. [Ryan Holtz] -hpc3: Fixed several SGI IDE tests. [Ryan Holtz] -ioc2: Added stubs for modern PS/2 keyboard controller, nw | ||||
| * | m68000: fixed the real MMU problem Domain/OS was having; Mac still works. ↵ | 2019-05-23 | 1 | -1/+1 | |
| | | | | | [Hans Ostermeyer] | ||||
| * | r4000: fix brain damage (nw) | 2019-05-23 | 1 | -1/+1 | |
| | | |||||
| * | r4000: sgi ide fixes (nw) | 2019-05-23 | 2 | -55/+277 | |
| | | | | | Corrects some TLB diagnostic errors (remaining ones require implementing a data cache), and the FPU "underflow" test (really an unimplemented instruction exception, not an underflow) by checking for denormalized or quiet NaN operands for all floating point arithmetic instructions.. | ||||
