summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/rii/riidasm.cpp
Commit message (Collapse)AuthorAgeFilesLines
* Debugger feature improvements AJR2022-03-271-12/+12
| | | | | | | | - Add 'gbt' and 'gbf' debugger commands to step until a true or false conditional branch has been detected. - Update over 100 of the disassemblers in MAME to output a new STEP_COND flag for all conditional branches. Besides being used for execution of the new 'gbt' and 'gbf' commands, this flag also now helps the debugger 'out' command to properly handle conditional return instructions. - Remove STEP_OVER from many instructions that aren't actually subroutine calls (e.g. DJNZ on Z80). A 'gni' debugger command (go next instruction) has been added to accommodate some of the misuse. - Add instruction flag support to several more disassemblers that lacked them entirely (e.g. st62xx) - Don't pass over delay slots for debugging in ASAP core
* rii: Many updates AJR2019-09-251-4/+4
| | | | | | | | | | | - Identify CPU type used by vreadere as ePG3231 - Add preliminary port I/O handlers and callbacks - Add stub handlers and state variables for interrupt controller, timers, synthesizer, UART and SPI - Fix TBRD addressing of external data memory - Fix calculation of carry flag for normal additive operations - Implement multi-byte carry/borrow for applicable registers - Implement signed multiplication option - Add internal stack buffer for saving PCH during calls/interrupts
* Add preliminary RISC II execution core AJR2019-09-101-0/+1
|
* rii: Misc. notes; minor disassembler update (nw) AJR2019-09-101-23/+40
|
* Enable precompiled header usage in the Visual Studio compiler (#5473) S.Z2019-08-131-0/+2
| | | | | | | | | | * Enable precompiled header usage in the Visual Studio compiler But only for libraries emu frontend precompile dasm optional Also add emu.h include to hpcdasm.cpp * Include emu.h in some disassembler sources to use precompiled headers * Remove debug message
* riidasm: Correct order of parameters for MOVRP and MOVPR (nw) AJR2019-06-201-4/+4
|
* Preliminary disassembler and skeleton CPU device for Elan RISC II/RII series ↵ AJR2019-06-201-0/+546
architecture